Skip to content

Actions: SystemRDL/PeakRDL-regblock-vhdl

Actions

All workflows

Actions

Loading...
Loading

Showing runs from all workflows
50 workflow runs
50 workflow runs

Filter by Event

Filter by Status

Filter by Branch

Filter by Actor

Single-bit std_logic to a slice (ghdl) (#28) build #51: Commit 0743208 pushed by darsor
1m 25s main
main
1m 25s
Single-bit std_logic to a slice (ghdl) build #50: Pull request #28 synchronize by davekeeshan
1m 38s daxzio:single2slice
daxzio:single2slice
1m 38s
Switch to LGPLv3 license (#24) build #49: Commit 91895d5 pushed by darsor
1m 17s main
main
1m 17s
Single-bit std_logic to a slice (ghdl) build #48: Pull request #28 opened by davekeeshan
1m 27s daxzio:single2slice
daxzio:single2slice
1m 27s
Skip read/write buffering for external components build #47: Pull request #26 opened by davekeeshan
1m 19s daxzio:skiprwexternal
daxzio:skiprwexternal
1m 19s
Switch to LGPLv3 license build #46: Pull request #24 opened by amykyta3
1m 21s dev/LGPLv3
dev/LGPLv3
1m 21s
Switch to LGPLv3 license build #45: Commit fded497 pushed by amykyta3
1m 25s dev/LGPLv3
dev/LGPLv3
1m 25s
v1.1.1.0 build #44: Release v1.1.1.0+vhdl published by darsor
2m 13s
2m 13s
Merge upstream/v1.1.1 into VHDL port build #43: Commit 2238b14 pushed by darsor
1m 27s main
main
1m 27s
v1.1.0.0 build #42: Release v1.1.0.0+vhdl published by darsor
2m 13s
2m 13s
Merge upstream/v1.1.0 into VHDL port build #41: Commit 68d199f pushed by darsor
1m 34s main
main
1m 34s
v1.0.0.3 build #39: Release v1.0.0.3+vhdl published by darsor
19m 35s
19m 35s
version 1.0.0.3+vhdl build #38: Commit ae13db3 pushed by darsor
1m 14s main
main
1m 14s
VHDL updates for readthedocs documentation (#19) build #37: Commit 97445cd pushed by darsor
1m 15s main
main
1m 15s
VHDL updates for readthedocs documentation build #36: Pull request #19 synchronize by darsor
1m 10s dev/update-docs
dev/update-docs
1m 10s
trigger coveralls build build #35: Commit c13ecc6 pushed by darsor
1m 15s dev/update-docs
dev/update-docs
1m 15s
VHDL updates for readthedocs documentation build #34: Pull request #19 synchronize by darsor
1m 11s dev/update-docs
dev/update-docs
1m 11s
added note in quick start about hdl-src/ files build #33: Commit a42c3a4 pushed by darsor
1m 20s dev/update-docs
dev/update-docs
1m 20s
VHDL updates for readthedocs documentation build #32: Pull request #19 synchronize by darsor
1m 11s dev/update-docs
dev/update-docs
1m 11s
trigger documentation build build #31: Commit 36b8620 pushed by darsor
1m 25s dev/update-docs
dev/update-docs
1m 25s
VHDL updates for readthedocs documentation build #30: Pull request #19 opened by darsor
1m 12s dev/update-docs
dev/update-docs
1m 12s
Port synthesis tests to VHDL (#18) build #29: Commit 6593108 pushed by darsor
1m 17s main
main
1m 17s
updated many missed references to systemverilog exporter build #28: Commit 8e833c1 pushed by darsor
1m 17s dev/update-docs
dev/update-docs
1m 17s
Port synthesis tests to VHDL build #27: Pull request #18 opened by darsor
1m 21s dev/synth-tests
dev/synth-tests
1m 21s
don't use avalon intf pkg for flattened interface build #26: Commit cdf6d5a pushed by darsor
1m 22s dev/synth-tests
dev/synth-tests
1m 22s