Discussions

• 2 You must be logged in to vote

  💬

  [Session 1] PipelineC: Easier Hardware Description Between RTL and HLS

  zsisco started Mar 15, 2023 in Papers

  

  

  

  

  13
• 2 You must be logged in to vote

  💬

  [Session 3] Designing a Hardware Accelerator with the Sparse Abstract Machine

  zsisco started Mar 15, 2023 in Papers

  

  

  

  

  2
• 2 You must be logged in to vote

  💬

  [Session 2] PyAIE: A Python-based Programming Framework for Versal ACAP AI Engines

  zsisco started Mar 15, 2023 in Papers

  

  

  

  

  4
• 2 You must be logged in to vote

  💬

  [Session 1] Abstraction in the Spade Hardware Description Language

  zsisco started Mar 15, 2023 in Papers

  

  

  

  

  5
• 2 You must be logged in to vote

  💬

  [Session 2] Hector: Multi-level Paradigm in Hardware Synthesis

  zsisco started Mar 15, 2023 in Papers

  

  

  

  

  2
• 3 You must be logged in to vote

  💬

  [Session 2] Exploring Performance of Cache-Aware Tiling Strategies in MLIR Infrastructure

  zsisco started Mar 15, 2023 in Papers

  

  

  1
• 3 You must be logged in to vote

  💬

  [Session 1] Towards Gradually Typed Hardware Description Languages

  zsisco started Mar 15, 2023 in Papers

  

  

  1
• 2 You must be logged in to vote

  💬

  [Session 2] A Scalable Formal Approach for Correctness-Assured Hardware Design

  zsisco started Mar 15, 2023 in Papers

  

  

  

  

  2
• 2 You must be logged in to vote

  💬

  [Session 3] Insights from *Gen: Correct-by-construction Coherence Protocols

  zsisco started Mar 15, 2023 in Papers

  

  

  1
• 1 You must be logged in to vote

  💬

  [Session 3] SQuadS: Self-Serve System Services for new Hardware-Software Cooperation

  zsisco started Mar 15, 2023 in Papers

  

  

  0