Skip to content
View Shhuffle's full-sized avatar

Highlights

  • Pro

Block or report Shhuffle

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Pinned Loading

  1. Dino Dino Public

    Assembly 2 2

  2. CMOS_4bit_ALU CMOS_4bit_ALU Public

  3. CMOS_Elemets CMOS_Elemets Public

  4. DUT_regfile_uvm DUT_regfile_uvm Public

    SystemVerilog

  5. RISC-V RISC-V Public

    Implementation of RISC-V architecture using Verilog. The architecture is of single process without pipelining.

    Verilog

  6. DSP DSP Public

    Python