This repo contains the uvm(lite) style testbench for Register file using system verilog. The block diagram of the DUT is provided inside the Regfile folder. Also each component class file contains the information about their roles.The coded was tested and verified using eda playground (web free verison).