-
Notifications
You must be signed in to change notification settings - Fork 7.6k
drivers: dma: sam: add support for sama7g5 DMA Controller (XDMAC) #92816
New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
base: main
Are you sure you want to change the base?
Conversation
Enable cache manamegent for sama7g5 series. Signed-off-by: Tony Han <tony.han@microchip.com>
When the XDMAC is activated in the DT, configure it's register region with strong ordered, read and write access. Signed-off-by: Tony Han <tony.han@microchip.com>
This update xdmac driver to support multiple DMA instancess. Signed-off-by: Tony Han <tony.han@microchip.com>
As the number of DMA channels could be different between DMA instances, get the number from "XDMAC Global Type Register" and validate the channel used. Signed-off-by: Tony Han <tony.han@microchip.com>
Update the driver to support sama7g5 XDMAC peripheral. Signed-off-by: Tony Han <tony.han@microchip.com>
There was a problem hiding this comment.
Choose a reason for hiding this comment
The reason will be displayed to describe this comment to others. Learn more.
Please review the channel state machine diagram. It's one of the very few requirements I have for DMA drivers, to follow the expected results for applying channel changes.
c329d3c
to
d6109d5
Compare
|
Add support for XDMA channel read write suspend and read write resume. Signed-off-by: Tony Han <tony.han@microchip.com>
Add dma nodes to sama7g5.dtsi and sama7g54_ek.dts files. Signed-off-by: Tony Han <tony.han@microchip.com>
Changes in this PR includes: