This repository contains the notes of Verilog which I made while learning from Hardware Modelling using Verilog course. It also contains some basic digital circuit projects built using Verilog language.
Hope these notes are helpful.
-
Notifications
You must be signed in to change notification settings - Fork 0
ranjeetsohanpal/verilog-notes
Folders and files
| Name | Name | Last commit message | Last commit date | |
|---|---|---|---|---|
Repository files navigation
About
This repository contains the projects which I created using Verilog
Topics
Resources
Stars
Watchers
Forks
Releases
No releases published
Packages 0
No packages published