Skip to content

add Lattice Nexus vendor platform (using nextpnr-nexus and prjoxide) #759

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Closed
wants to merge 13 commits into from
Closed

add Lattice Nexus vendor platform (using nextpnr-nexus and prjoxide) #759

Show file tree
Hide file tree
Changes from 1 commit
Commits
Show all changes
13 commits
Select commit Hold shift + click to select a range
764c501
add Lattice Nexus vendor platform (using nextpnr-nexus and prjoxide)
Mar 2, 2023
3debc64
Merge branch 'amaranth-lang:main' into main
slagernate May 28, 2023
2beca63
test crosslink-nx devices using Radiant toolchain. Merge with certus-…
May 28, 2023
2669265
conform IO_TYPEs to Nexus sysIO (FPGA-TN-02067-1-8)
Jun 8, 2023
6e00dc2
Merge branch 'amaranth-lang:main' into main
slagernate Sep 25, 2023
7dcfafb
fix jinja2 generation of lattice nexus constraints for oxide toolchain
slagernate Sep 27, 2023
46c076e
Merge branch 'amaranth-lang:main' into main
slagernate Oct 31, 2023
92fdf9b
Merge branch 'amaranth-lang:main' into main
slagernate Jan 30, 2024
750a0ab
update Lattice Nexus vendor platform to comply with RFC#18
slagernate Jan 30, 2024
3e99ee4
remove stray space (line 468) and unused imports in _lattice_nexus.py
slagernate Jan 30, 2024
51f5769
replace tcl_escape with tcl_quote in Lattice Nexus vendor platform
slagernate Mar 12, 2024
1cc36c2
Merge branch 'amaranth-lang:main' into main
slagernate Apr 11, 2024
8ccc083
vendor: remove unused/untested/unintelligible _lattice_nexus build co…
slagernate Apr 11, 2024
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
4 changes: 4 additions & 0 deletions amaranth/vendor/__init__.py
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -10,6 +10,7 @@
"LatticeICE40Platform",
"LatticeMachXO2Platform",
"LatticeMachXO3LPlatform",
"LatticeNexusPlatform",
"QuicklogicPlatform",
"XilinxPlatform",
]
Expand All @@ -35,6 +36,9 @@ def __getattr__(name):
if name in ("LatticeMachXO2Platform", "LatticeMachXO3LPlatform"):
from ._lattice_machxo_2_3l import LatticeMachXO2Or3LPlatform
return LatticeMachXO2Or3LPlatform
if name == "LatticeNexusPlatform":
from ._lattice_nexus import LatticeNexusPlatform
return LatticeNexusPlatform
if name == "QuicklogicPlatform":
from ._quicklogic import QuicklogicPlatform
return QuicklogicPlatform
Expand Down
163 changes: 140 additions & 23 deletions amaranth/vendor/lattice_nexus.py → amaranth/vendor/_lattice_nexus.py
View file
Open in desktop
Original file line number Diff line number Diff line change
@@ -1,7 +1,3 @@
# NXOSCA and NXPLL is part of LiteX. Modified for Amaranth Nexus Platform (Nate Slager <slagernate@gmail.com>)
# Copyright (c) 2020 David Corrigan <davidcorrigan714@gmail.com>
# SPDX-License-Identifier: BSD-2-Clause


from abc import abstractproperty

Expand All @@ -15,15 +11,8 @@
from math import log, log10, exp, pi
from cmath import phase

io_i2 = namedtuple('io_i2',['io', 'i2', 'IPP_CTRL', 'BW_CTL_BIAS', 'IPP_SEL'])
nx_pll_param_permutation = namedtuple("nx_pll_param_permutation",[
"C1","C2","C3","C4","C5","C6",
"IPP_CTRL","BW_CTL_BIAS","IPP_SEL","CSET","CRIPPLE","V2I_PP_RES","IPI_CMP"])

__all__ = ["LatticeNexusPlatform"]

### Warning, this platform was adapted from the ECP5 and has not yet been verified

class LatticeNexusPlatform(TemplatedPlatform):
"""
.. rubric:: Oxide toolchain
Expand Down Expand Up @@ -228,9 +217,9 @@ class LatticeNexusPlatform(TemplatedPlatform):
"{{name}}.sdc": r"""
{% for net_signal, port_signal, frequency in platform.iter_clock_constraints() -%}
{% if port_signal is not none -%}
create_clock -name {{port_signal.name|tcl_escape}} -period {{1000000000/frequency}} [get_ports "{{port_signal.name}}"]
create_clock -name {{port_signal.name|tcl_escape}} -period {{1000000000/frequency}} [get_ports {{port_signal.name}}]
{% else -%}
create_clock -name "{{net_signal.name|tcl_escape}}" -period {{1000000000/frequency}} [get_nets {{net_signal|hierarchy("/")}}]
create_clock -name {{net_signal.name|tcl_escape}} -period {{1000000000/frequency}} [get_nets {{net_signal|hierarchy("/")}}]
{% endif %}
{% endfor %}
{{get_override("add_constraints")|default("# (add_constraints placeholder)")}}
Expand All @@ -240,7 +229,7 @@ class LatticeNexusPlatform(TemplatedPlatform):
{% for port_name, pin_name, attrs in platform.iter_port_constraints_bits() -%}
ldc_set_location -site "{{pin_name}}" [get_ports {{port_name|tcl_escape}}]
{% if attrs -%}
ldc_set_port -iobuf "{%- for key, value in attrs.items() %} {{key}}={{value}}{% endfor %}" [get_ports {{port_name|tcl_escape}}]
ldc_set_port -iobuf { {%- for key, value in attrs.items() %} {{key}}={{value}}{% endfor %} } [get_ports {{port_name|tcl_escape}}]
{% endif %}
{% endfor %}
{{get_override("add_preferences")|default("# (add_preferences placeholder)")}}
Expand Down Expand Up @@ -466,7 +455,7 @@ def get_iddrx2(sclk, eclk, d, q0, q1, q2, q3):
o_Q1=q1[bit],
o_Q2=q2[bit],
o_Q3=q3[bit],
)
)

def get_iddr71(sclk, eclk, d, q0, q1, q2, q3, q4, q5, q6):
for bit in range(len(d)):
Expand All @@ -485,6 +474,44 @@ def get_iddr71(sclk, eclk, d, q0, q1, q2, q3, q4, q5, q6):
#p_GSR="DISABLED",
)

def get_iddrx4(sclk, eclk, d, q0, q1, q2, q3, q4, q5, q6, q7):
for bit in range(len(d)):
m.submodules += Instance("IDDRX4",
i_SCLK=sclk,
i_ECLK=eclk,
i_RST=Const(0),
i_ALIGNWD=Const(0),
i_D=d[bit],
o_Q0=q0[bit],
o_Q1=q1[bit],
o_Q2=q2[bit],
o_Q3=q3[bit],
o_Q4=q4[bit],
o_Q5=q5[bit],
o_Q6=q6[bit],
o_Q7=q7[bit],
)

def get_iddrx5(sclk, eclk, d, q0, q1, q2, q3, q4, q5, q6, q7, q8, q9):
for bit in range(len(d)):
m.submodules += Instance("IDDRX5",
i_SCLK=sclk,
i_ECLK=eclk,
i_RST=Const(0),
i_ALIGNWD=Const(0),
i_D=d[bit],
o_Q0=q0[bit],
o_Q1=q1[bit],
o_Q2=q2[bit],
o_Q3=q3[bit],
o_Q4=q4[bit],
o_Q5=q5[bit],
o_Q6=q6[bit],
o_Q7=q7[bit],
o_Q8=q8[bit],
o_Q9=q9[bit],
)

def get_oddr(sclk, d0, d1, q):
for bit in range(len(q)):
m.submodules += Instance("ODDRX1",
Expand Down Expand Up @@ -524,6 +551,42 @@ def get_oddr71b(sclk, eclk, d0, d1, d2, d3, d4, d5, d6, q):
o_Q=q[bit],
)

def get_oddrx4(sclk, eclk, d0, d1, d2, d3, d4, d5, d6, d7, q):
for bit in range(len(d)):
m.submodules += Instance("ODDRX4",
i_SCLK=sclk,
i_ECLK=eclk,
i_RST=Const(0),
i_D0=d0[bit],
i_D1=d1[bit],
i_D2=d2[bit],
i_D3=d3[bit],
i_D4=d4[bit],
i_D5=d5[bit],
i_D6=d6[bit],
i_D7=d7[bit],
o_Q=q[bit],
)

def get_oddrx5(sclk, eclk, d0, d1, d2, d3, d4, d5, d6, d7, d8, d9, q):
for bit in range(len(d)):
m.submodules += Instance("ODDRX5",
i_SCLK=sclk,
i_ECLK=eclk,
i_RST=Const(0),
i_D0=d0[bit],
i_D1=d1[bit],
i_D2=d2[bit],
i_D3=d3[bit],
i_D4=d4[bit],
i_D5=d5[bit],
i_D6=d6[bit],
i_D7=d7[bit],
i_D8=d8[bit],
i_D9=d9[bit],
o_Q=q[bit],
)

def get_ineg(z, invert):
if invert:
a = Signal.like(z, name_suffix="_n")
Expand Down Expand Up @@ -559,6 +622,26 @@ def get_oneg(a, invert):
pin_i4 = get_ineg(pin.i4, i_invert)
pin_i5 = get_ineg(pin.i5, i_invert)
pin_i6 = get_ineg(pin.i6, i_invert)
elif pin.xdr == 8:
pin_i0 = get_ineg(pin.i0, i_invert)
pin_i1 = get_ineg(pin.i1, i_invert)
pin_i2 = get_ineg(pin.i2, i_invert)
pin_i3 = get_ineg(pin.i3, i_invert)
pin_i4 = get_ineg(pin.i4, i_invert)
pin_i5 = get_ineg(pin.i5, i_invert)
pin_i6 = get_ineg(pin.i6, i_invert)
pin_i7 = get_ineg(pin.i7, i_invert)
elif pin.xdr == 10:
pin_i0 = get_ineg(pin.i0, i_invert)
pin_i1 = get_ineg(pin.i1, i_invert)
pin_i2 = get_ineg(pin.i2, i_invert)
pin_i3 = get_ineg(pin.i3, i_invert)
pin_i4 = get_ineg(pin.i4, i_invert)
pin_i5 = get_ineg(pin.i5, i_invert)
pin_i6 = get_ineg(pin.i6, i_invert)
pin_i7 = get_ineg(pin.i7, i_invert)
pin_i8 = get_ineg(pin.i8, i_invert)
pin_i9 = get_ineg(pin.i9, i_invert)
if "o" in pin.dir:
if pin.xdr < 2:
pin_o = get_oneg(pin.o, o_invert)
Expand All @@ -578,6 +661,26 @@ def get_oneg(a, invert):
pin_o4 = get_oneg(pin.o4, o_invert)
pin_o5 = get_oneg(pin.o5, o_invert)
pin_o6 = get_oneg(pin.o6, o_invert)
elif pin.xdr == 8:
pin_o0 = get_oneg(pin.o0, o_invert)
pin_o1 = get_oneg(pin.o1, o_invert)
pin_o2 = get_oneg(pin.o2, o_invert)
pin_o3 = get_oneg(pin.o3, o_invert)
pin_o4 = get_oneg(pin.o4, o_invert)
pin_o5 = get_oneg(pin.o5, o_invert)
pin_o6 = get_oneg(pin.o6, o_invert)
pin_o7 = get_oneg(pin.o7, o_invert)
elif pin.xdr == 10:
pin_o0 = get_oneg(pin.o0, o_invert)
pin_o1 = get_oneg(pin.o1, o_invert)
pin_o2 = get_oneg(pin.o2, o_invert)
pin_o3 = get_oneg(pin.o3, o_invert)
pin_o4 = get_oneg(pin.o4, o_invert)
pin_o5 = get_oneg(pin.o5, o_invert)
pin_o6 = get_oneg(pin.o6, o_invert)
pin_o7 = get_oneg(pin.o7, o_invert)
pin_o8 = get_oneg(pin.o8, o_invert)
pin_o9 = get_oneg(pin.o9, o_invert)

i = o = t = None
if "i" in pin.dir:
Expand Down Expand Up @@ -622,6 +725,20 @@ def get_oneg(a, invert):
get_oddr71(pin.o_clk, pin.o_fclk, pin_o0, pin_o1, pin_o2, pin_o3, pin_o4, pin_o5, pin_o6, o)
if pin.dir in ("oe", "io"):
get_oereg(pin.o_clk, ~pin.oe, t)
elif pin.xdr == 8:
if "i" in pin.dir:
get_iddrx4(pin.i_clk, pin.i_fclk, i, pin_i0, pin_i1, pin_i2, pin_i3, pin_i4, pin_i5, pin_i6, pin_i7)
if "o" in pin.dir:
get_oddrx4(pin.o_clk, pin.o_fclk, pin_o0, pin_o1, pin_o2, pin_o3, pin_o4, pin_o5, pin_o6, pin_07, o)
if pin.dir in ("oe", "io"):
get_oereg(pin.o_clk, ~pin.oe, t)
elif pin.xdr == 10:
if "i" in pin.dir:
get_iddrx5(pin.i_clk, pin.i_fclk, i, pin_i0, pin_i1, pin_i2, pin_i3, pin_i4, pin_i5, pin_i6, pin_i7, pin_i8, pin_i9)
if "o" in pin.dir:
get_oddrx5(pin.o_clk, pin.o_fclk, pin_o0, pin_o1, pin_o2, pin_o3, pin_o4, pin_o5, pin_o6, pin_07, pin_o8, pin_o9, o)
if pin.dir in ("oe", "io"):
get_oereg(pin.o_clk, ~pin.oe, t)
else:
assert False

Expand All @@ -632,7 +749,7 @@ def get_input(self, pin, port, attrs, invert):
"single-ended input",
pin,
attrs,
valid_xdrs=(0, 1, 2, 4, 7),
valid_xdrs=(0, 1, 2, 4, 7, 8, 10),
valid_attrs=True,
)
m = Module()
Expand All @@ -649,7 +766,7 @@ def get_output(self, pin, port, attrs, invert):
"single-ended output",
pin,
attrs,
valid_xdrs=(0, 1, 2, 4, 7),
valid_xdrs=(0, 1, 2, 4, 7, 8, 10),
valid_attrs=True,
)
m = Module()
Expand All @@ -666,7 +783,7 @@ def get_tristate(self, pin, port, attrs, invert):
"single-ended tristate",
pin,
attrs,
valid_xdrs=(0, 1, 2, 4, 7),
valid_xdrs=(0, 1, 2, 4, 7, 8, 10),
valid_attrs=True,
)
m = Module()
Expand All @@ -684,7 +801,7 @@ def get_input_output(self, pin, port, attrs, invert):
"single-ended input/output",
pin,
attrs,
valid_xdrs=(0, 1, 2, 4, 7),
valid_xdrs=(0, 1, 2, 4, 7, 8, 10),
valid_attrs=True,
)
m = Module()
Expand All @@ -703,7 +820,7 @@ def get_diff_input(self, pin, port, attrs, invert):
"differential input",
pin,
attrs,
valid_xdrs=(0, 1, 2, 4, 7),
valid_xdrs=(0, 1, 2, 4, 7, 8, 10),
valid_attrs=True,
)
m = Module()
Expand All @@ -720,7 +837,7 @@ def get_diff_output(self, pin, port, attrs, invert):
"differential output",
pin,
attrs,
valid_xdrs=(0, 1, 2, 4, 7),
valid_xdrs=(0, 1, 2, 4, 7, 8, 10),
valid_attrs=True,
)
m = Module()
Expand All @@ -737,7 +854,7 @@ def get_diff_tristate(self, pin, port, attrs, invert):
"differential tristate",
pin,
attrs,
valid_xdrs=(0, 1, 2, 4, 7),
valid_xdrs=(0, 1, 2, 4, 7, 8, 10),
valid_attrs=True,
)
m = Module()
Expand All @@ -755,7 +872,7 @@ def get_diff_input_output(self, pin, port, attrs, invert):
"differential input/output",
pin,
attrs,
valid_xdrs=(0, 1, 2, 4, 7),
valid_xdrs=(0, 1, 2, 4, 7, 8, 10),
valid_attrs=True,
)
m = Module()
Expand Down