Skip to content

soc: riscv: disable local isr location #92227

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Conversation

maass-hamburg
Copy link
Collaborator

@maass-hamburg maass-hamburg commented Jun 26, 2025

build for some risc-v SoCs is now failing due to #91018.
Use this workaround to fix the issue and keep ISR location
feature as not-supported for now.

Fixes: #92194

@maass-hamburg maass-hamburg added Hotfix Fix for issues blocking development, i.e. CI issues, tests failing in CI, etc. bug The issue is a bug, or the PR is fixing a bug labels Jun 26, 2025
@carlescufi carlescufi requested review from masz-nordic and removed request for peter-mitsis June 26, 2025 14:01
@maass-hamburg maass-hamburg force-pushed the fix-arch.interrupt.gen_isr_table_local.riscv branch from 3e6294a to 5e3d04c Compare June 26, 2025 14:55
build for some risc-v SoCs is now failing due to zephyrproject-rtos#91018.
Use this workaround to fix the issue and keep ISR location
feature as not-supported for now.

Signed-off-by: Fin Maaß <f.maass@vogl-electronic.com>
@maass-hamburg maass-hamburg force-pushed the fix-arch.interrupt.gen_isr_table_local.riscv branch from 5e3d04c to e0fac2a Compare June 26, 2025 15:00
Copy link

@thughes
Copy link
Contributor

thughes commented Jun 30, 2025

@thughes
Copy link
Contributor

thughes commented Jun 30, 2025

@maass-hamburg
Copy link
Collaborator Author

closing because of @thughes better fixes

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
area: Kernel area: RISCV RISCV Architecture (32-bit & 64-bit) bug The issue is a bug, or the PR is fixing a bug Hotfix Fix for issues blocking development, i.e. CI issues, tests failing in CI, etc. platform: LiteX platform: OpenTitan platform: sensry
Projects
None yet
Development

Successfully merging this pull request may close these issues.

arch: riscv: arch.interrupt.gen_isr_table_local.riscv fails on multiple platforms
5 participants