Skip to content

Commit 155cbc4

Browse files
loopjloopj
committed
soc: silabs: Add support for additional BG22 SoCs
Signed-off-by: James Smith <james@loopj.com>
1 parent 57294c7 commit 155cbc4

File tree

8 files changed

+217
-0
lines changed

8 files changed

+217
-0
lines changed

‎dts/arm/silabs/xg22/efr32bg22c222f352gm32.dtsi

Lines changed: 25 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,25 @@
1+
/*
2+
* Copyright (c) 2021 Sateesh Kotapati
3+
* Copyright (c) 2025 Silicon Laboratories Inc.
4+
*
5+
* SPDX-License-Identifier: Apache-2.0
6+
*/
7+
8+
#include <silabs/xg22/efr32bg22.dtsi>
9+
#include <mem.h>
10+
11+
/ {
12+
soc {
13+
compatible = "silabs,efr32bg22c222f352gm32", "silabs,efr32bg22", "silabs,xg22",
14+
"silabs,efr32", "simple-bus";
15+
model = "Silicon Labs EFR32BG22C222F352GM32 SoC";
16+
};
17+
};
18+
19+
&flash0 {
20+
reg = <0x0 DT_SIZE_K(352)>;
21+
};
22+
23+
&sram0 {
24+
reg = <0x20000000 DT_SIZE_K(32)>;
25+
};

‎dts/arm/silabs/xg22/efr32bg22c222f352gm40.dtsi

Lines changed: 25 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,25 @@
1+
/*
2+
* Copyright (c) 2021 Sateesh Kotapati
3+
* Copyright (c) 2025 Silicon Laboratories Inc.
4+
*
5+
* SPDX-License-Identifier: Apache-2.0
6+
*/
7+
8+
#include <silabs/xg22/efr32bg22.dtsi>
9+
#include <mem.h>
10+
11+
/ {
12+
soc {
13+
compatible = "silabs,efr32bg22c222f352gm40", "silabs,efr32bg22", "silabs,xg22",
14+
"silabs,efr32", "simple-bus";
15+
model = "Silicon Labs EFR32BG22C222F352GM40 SoC";
16+
};
17+
};
18+
19+
&flash0 {
20+
reg = <0x0 DT_SIZE_K(352)>;
21+
};
22+
23+
&sram0 {
24+
reg = <0x20000000 DT_SIZE_K(32)>;
25+
};

‎dts/arm/silabs/xg22/efr32bg22c222f352gn32.dtsi

Lines changed: 25 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,25 @@
1+
/*
2+
* Copyright (c) 2021 Sateesh Kotapati
3+
* Copyright (c) 2025 Silicon Laboratories Inc.
4+
*
5+
* SPDX-License-Identifier: Apache-2.0
6+
*/
7+
8+
#include <silabs/xg22/efr32bg22.dtsi>
9+
#include <mem.h>
10+
11+
/ {
12+
soc {
13+
compatible = "silabs,efr32bg22c222f352gn32", "silabs,efr32bg22", "silabs,xg22",
14+
"silabs,efr32", "simple-bus";
15+
model = "Silicon Labs EFR32BG22C222F352GN32 SoC";
16+
};
17+
};
18+
19+
&flash0 {
20+
reg = <0x0 DT_SIZE_K(352)>;
21+
};
22+
23+
&sram0 {
24+
reg = <0x20000000 DT_SIZE_K(32)>;
25+
};

‎dts/arm/silabs/xg22/efr32bg22c224f512gm32.dtsi

Lines changed: 25 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,25 @@
1+
/*
2+
* Copyright (c) 2021 Sateesh Kotapati
3+
* Copyright (c) 2025 Silicon Laboratories Inc.
4+
*
5+
* SPDX-License-Identifier: Apache-2.0
6+
*/
7+
8+
#include <silabs/xg22/efr32bg22.dtsi>
9+
#include <mem.h>
10+
11+
/ {
12+
soc {
13+
compatible = "silabs,efr32bg22c224f512gm32", "silabs,efr32bg22", "silabs,xg22",
14+
"silabs,efr32", "simple-bus";
15+
model = "Silicon Labs EFR32BG22C224F512GM32 SoC";
16+
};
17+
};
18+
19+
&flash0 {
20+
reg = <0x0 DT_SIZE_K(512)>;
21+
};
22+
23+
&sram0 {
24+
reg = <0x20000000 DT_SIZE_K(32)>;
25+
};

‎dts/arm/silabs/xg22/efr32bg22c224f512gm40.dtsi

Lines changed: 25 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,25 @@
1+
/*
2+
* Copyright (c) 2021 Sateesh Kotapati
3+
* Copyright (c) 2025 Silicon Laboratories Inc.
4+
*
5+
* SPDX-License-Identifier: Apache-2.0
6+
*/
7+
8+
#include <silabs/xg22/efr32bg22.dtsi>
9+
#include <mem.h>
10+
11+
/ {
12+
soc {
13+
compatible = "silabs,efr32bg22c224f512gm40", "silabs,efr32bg22", "silabs,xg22",
14+
"silabs,efr32", "simple-bus";
15+
model = "Silicon Labs EFR32BG22C224F512GM40 SoC";
16+
};
17+
};
18+
19+
&flash0 {
20+
reg = <0x0 DT_SIZE_K(512)>;
21+
};
22+
23+
&sram0 {
24+
reg = <0x20000000 DT_SIZE_K(32)>;
25+
};

‎dts/arm/silabs/xg22/efr32bg22c224f512gn32.dtsi

Lines changed: 25 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,25 @@
1+
/*
2+
* Copyright (c) 2021 Sateesh Kotapati
3+
* Copyright (c) 2025 Silicon Laboratories Inc.
4+
*
5+
* SPDX-License-Identifier: Apache-2.0
6+
*/
7+
8+
#include <silabs/xg22/efr32bg22.dtsi>
9+
#include <mem.h>
10+
11+
/ {
12+
soc {
13+
compatible = "silabs,efr32bg22c224f512gn32", "silabs,efr32bg22", "silabs,xg22",
14+
"silabs,efr32", "simple-bus";
15+
model = "Silicon Labs EFR32BG22C224F512GN32 SoC";
16+
};
17+
};
18+
19+
&flash0 {
20+
reg = <0x0 DT_SIZE_K(512)>;
21+
};
22+
23+
&sram0 {
24+
reg = <0x20000000 DT_SIZE_K(32)>;
25+
};

‎dts/arm/silabs/xg22/efr32bg22c224f512im32.dtsi

Lines changed: 25 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,25 @@
1+
/*
2+
* Copyright (c) 2021 Sateesh Kotapati
3+
* Copyright (c) 2025 Silicon Laboratories Inc.
4+
*
5+
* SPDX-License-Identifier: Apache-2.0
6+
*/
7+
8+
#include <silabs/xg22/efr32bg22.dtsi>
9+
#include <mem.h>
10+
11+
/ {
12+
soc {
13+
compatible = "silabs,efr32bg22c224f512im32", "silabs,efr32bg22", "silabs,xg22",
14+
"silabs,efr32", "simple-bus";
15+
model = "Silicon Labs EFR32BG22C224F512IM32 SoC";
16+
};
17+
};
18+
19+
&flash0 {
20+
reg = <0x0 DT_SIZE_K(512)>;
21+
};
22+
23+
&sram0 {
24+
reg = <0x20000000 DT_SIZE_K(32)>;
25+
};

‎soc/silabs/silabs_s2/xg22/Kconfig.soc

Lines changed: 42 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -25,6 +25,34 @@ config SOC_PART_NUMBER_EFR32BG22C224F512IM40
2525
bool
2626
select SOC_SERIES_EFR32BG22
2727

28+
config SOC_PART_NUMBER_EFR32BG22C224F512IM32
29+
bool
30+
select SOC_SERIES_EFR32BG22
31+
32+
config SOC_PART_NUMBER_EFR32BG22C224F512GN32
33+
bool
34+
select SOC_SERIES_EFR32BG22
35+
36+
config SOC_PART_NUMBER_EFR32BG22C224F512GM40
37+
bool
38+
select SOC_SERIES_EFR32BG22
39+
40+
config SOC_PART_NUMBER_EFR32BG22C224F512GM32
41+
bool
42+
select SOC_SERIES_EFR32BG22
43+
44+
config SOC_PART_NUMBER_EFR32BG22C222F352GN32
45+
bool
46+
select SOC_SERIES_EFR32BG22
47+
48+
config SOC_PART_NUMBER_EFR32BG22C222F352GM40
49+
bool
50+
select SOC_SERIES_EFR32BG22
51+
52+
config SOC_PART_NUMBER_EFR32BG22C222F352GM32
53+
bool
54+
select SOC_SERIES_EFR32BG22
55+
2856
config SOC_PART_NUMBER_EFR32MG22C224F512IM40
2957
bool
3058
select SOC_SERIES_EFR32MG22
@@ -51,6 +79,13 @@ config SOC_SERIES
5179

5280
config SOC
5381
default "efr32bg22c224f512im40" if SOC_PART_NUMBER_EFR32BG22C224F512IM40
82+
default "efr32bg22c224f512im32" if SOC_PART_NUMBER_EFR32BG22C224F512IM32
83+
default "efr32bg22c224f512gn32" if SOC_PART_NUMBER_EFR32BG22C224F512GN32
84+
default "efr32bg22c224f512gm40" if SOC_PART_NUMBER_EFR32BG22C224F512GM40
85+
default "efr32bg22c224f512gm32" if SOC_PART_NUMBER_EFR32BG22C224F512GM32
86+
default "efr32bg22c222f352gn32" if SOC_PART_NUMBER_EFR32BG22C222F352GN32
87+
default "efr32bg22c222f352gm40" if SOC_PART_NUMBER_EFR32BG22C222F352GM40
88+
default "efr32bg22c222f352gm32" if SOC_PART_NUMBER_EFR32BG22C222F352GM32
5489
default "efr32mg22c224f512im40" if SOC_PART_NUMBER_EFR32MG22C224F512IM40
5590
default "efr32mg22c224f512im32" if SOC_PART_NUMBER_EFR32MG22C224F512IM32
5691
default "efr32mg22c224f512gn32" if SOC_PART_NUMBER_EFR32MG22C224F512GN32
@@ -59,6 +94,13 @@ config SOC
5994

6095
config SOC_PART_NUMBER
6196
default "EFR32BG22C224F512IM40" if SOC_PART_NUMBER_EFR32BG22C224F512IM40
97+
default "EFR32BG22C224F512IM32" if SOC_PART_NUMBER_EFR32BG22C224F512IM32
98+
default "EFR32BG22C224F512GN32" if SOC_PART_NUMBER_EFR32BG22C224F512GN32
99+
default "EFR32BG22C224F512GM40" if SOC_PART_NUMBER_EFR32BG22C224F512GM40
100+
default "EFR32BG22C224F512GM32" if SOC_PART_NUMBER_EFR32BG22C224F512GM32
101+
default "EFR32BG22C222F352GN32" if SOC_PART_NUMBER_EFR32BG22C222F352GN32
102+
default "EFR32BG22C222F352GM40" if SOC_PART_NUMBER_EFR32BG22C222F352GM40
103+
default "EFR32BG22C222F352GM32" if SOC_PART_NUMBER_EFR32BG22C222F352GM32
62104
default "EFR32MG22C224F512IM40" if SOC_PART_NUMBER_EFR32MG22C224F512IM40
63105
default "EFR32MG22C224F512IM32" if SOC_PART_NUMBER_EFR32MG22C224F512IM32
64106
default "EFR32MG22C224F512GN32" if SOC_PART_NUMBER_EFR32MG22C224F512GN32

0 commit comments

Comments
 (0)