Skip to content

Commit 48a2dc2

Browse files
committed
sim.pysim: reset testbenches on engine reset.
1 parent e24b9b4 commit 48a2dc2

File tree

1 file changed

+2
-0
lines changed

1 file changed

+2
-0
lines changed

amaranth/sim/pysim.py

Lines changed: 2 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -611,6 +611,8 @@ def reset(self):
611611
self._state.reset()
612612
for process in self._processes:
613613
process.reset()
614+
for testbench in self._testbenches:
615+
testbench.reset()
614616

615617
def add_clock_process(self, clock, *, phase, period):
616618
self._processes.add(PyClockProcess(self._state, clock,

0 commit comments

Comments
 (0)