Coverts a generic Verilog netlist into the DIMACS format compatible with many SAT solvers
-
Updated
Feb 25, 2020 - Python
Coverts a generic Verilog netlist into the DIMACS format compatible with many SAT solvers
Command line tool for SAT solving, SMT solving in various theories (NRA, LRA, LIA, EQ, EQUF, BV)
A Hashiwokakero Solver using PySAT, DPLL, A* and Brute-force with friendly CLI tools for solving and doing benchmark
An ROBDD & CDCL based SAT solver
Solucionador de Sudokus usando lógica proposicional, a través de algoritmos como el 'DPLL' y la transformación de 'Tseitin'
Boolean SAT Solver implemented using the C++ Standard Library
My first SMT solver (only QF_UF)
ECE 208 Bonus Assignment
SAT Solver NPM Package written in C++
A DPLL-based SAT solver focused on traceability
Add a description, image, and links to the tseitin-transformation topic page so that developers can more easily learn about it.
To associate your repository with the tseitin-transformation topic, visit your repo's landing page and select "manage topics."