#

ieee1149

Here are 2 public repositories matching this topic...

stnolting / cjtag_bridge

🔌 Compact JTAG ("cJTAG") to 4-wire JTAG (IEEE 1149.1) bridge.

debugging fpga vhdl jtag cjtag ieee1149

Updated Dec 21, 2021
VHDL

saadelahii / JTAG-IEEE-1149.1

Basic JTAG standard implementation in Verilog and integration with a CUT

debugging fpga vhdl systemverilog testbench jtag digital-design quartus jtag-boundary-scan jtag-probe verilo cjtag ieee1149 modelsi

Updated Jun 17, 2025
Verilog

Improve this page

Add a description, image, and links to the ieee1149 topic page so that developers can more easily learn about it.

Curate this topic

Add this topic to your repo

To associate your repository with the ieee1149 topic, visit your repo's landing page and select "manage topics."