A well-posed RRAM SPICE model implemented in Verilog-A, based on Stanford/ASU filamentary model, using code developed at UC Berkeley
-
Updated
Nov 30, 2020
#
compact-model
Here are 3 public repositories matching this topic...
HfO2 ferroelectric capacitor compact model for circuit simulation
eda spice circuit-simulation circuit-design electronic-design-automation ferroelectric compact-model fecap fefet
-
Updated
May 23, 2025 - Common Lisp
Python version for compact model of VGSOT MTJ (Voltage Controlled Spin Orbit Torque Magnetic Tunnel Junction)
-
Updated
May 9, 2021 - Python
Improve this page
Add a description, image, and links to the compact-model topic page so that developers can more easily learn about it.
Add this topic to your repo
To associate your repository with the compact-model topic, visit your repo's landing page and select "manage topics."