We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
SCR1 is a high-quality open-source RISC-V MCU core in Verilog
SystemVerilog 919 298
open-source SDKs for the SCR1 core
C 74 33
There was an error while loading. Please reload this page.
Primary GIT Repository for the Zephyr Project
Syntacore first stage bootloader
OpenOCD Syntacore targets
This organization has no public members. You must be a member to see who’s a part of this organization.
Loading…
