Skip to content

Commit 7e537d4

Browse files
committed
Remove clocks welldefined
1 parent ed4e1a6 commit 7e537d4

File tree

1 file changed

+0
-10
lines changed

1 file changed

+0
-10
lines changed

src/adc.rs

Lines changed: 0 additions & 10 deletions
Original file line numberDiff line numberDiff line change
@@ -313,16 +313,6 @@ where
313313
self.adc
314314
}
315315

316-
// /// Software can use ClockMode::SyncDiv1 only if
317-
// /// hclk and sysclk are the same. (see reference manual 15.3.3)
318-
// fn clocks_welldefined(&self, clocks: Clocks) -> bool {
319-
// if (self.clock_mode == ClockMode::SyncDiv1) {
320-
// clocks.hclk().0 == clocks.sysclk().0
321-
// } else {
322-
// true
323-
// }
324-
// }
325-
326316
/// sets up adc in one shot mode for a single channel
327317
pub fn setup_oneshot(&mut self) {
328318
self.adc.cr.modify(|_, w| w.adstp().stop());

0 commit comments

Comments
 (0)