|
| 1 | +// cargo build --example arp-smoltcp --features=stm32f407,smi,smoltcp-phy,smoltcp/socket-tcp,smoltcp/socket-icmp |
| 2 | +// This example uses the STM32F407 and the KSZ8051R as PHY. If necessary the pins, |
| 3 | +// the PHY register addresses and masks have to be adapted, as well as the IPs. |
| 4 | +// With Wireshark, you can see the ARP packets, which should look like this: |
| 5 | +// No. Time Source Destination Protocol Length Info |
| 6 | +// 1 0.000000000 Cetia_ad:be:ef Broadcast ARP 60 Who has 10.0.0.2? Tell 10.0.0.10 |
| 7 | + |
| 8 | +#![no_std] |
| 9 | +#![no_main] |
| 10 | + |
| 11 | +extern crate panic_itm; |
| 12 | + |
| 13 | +use core::cell::RefCell; |
| 14 | +use core::default::Default; |
| 15 | +use cortex_m_rt::{entry, exception}; |
| 16 | + |
| 17 | +use cortex_m::asm; |
| 18 | +use cortex_m::interrupt::Mutex; |
| 19 | +use stm32_eth::{ |
| 20 | + hal::gpio::{GpioExt, Speed}, |
| 21 | + hal::rcc::RccExt, |
| 22 | + hal::time::U32Ext, |
| 23 | + smi, |
| 24 | + stm32::{interrupt, CorePeripherals, Peripherals, SYST}, |
| 25 | +}; |
| 26 | + |
| 27 | +use cortex_m_semihosting::hprintln; |
| 28 | + |
| 29 | +use smoltcp::wire::{ |
| 30 | + ArpOperation, ArpPacket, ArpRepr, EthernetAddress, EthernetFrame, EthernetProtocol, |
| 31 | + EthernetRepr, Ipv4Address, |
| 32 | +}; |
| 33 | +use stm32_eth::{Eth, EthPins, RingEntry, TxError}; |
| 34 | + |
| 35 | +const PHY_REG_BSR: u8 = 0x01; |
| 36 | +const PHY_REG_BSR_UP: u16 = 1 << 2; |
| 37 | + |
| 38 | +const PHY_ADDR: u8 = 0; |
| 39 | + |
| 40 | +static TIME: Mutex<RefCell<usize>> = Mutex::new(RefCell::new(0)); |
| 41 | +static ETH_PENDING: Mutex<RefCell<bool>> = Mutex::new(RefCell::new(false)); |
| 42 | + |
| 43 | +#[entry] |
| 44 | +fn main() -> ! { |
| 45 | + let p = Peripherals::take().unwrap(); |
| 46 | + let mut cp = CorePeripherals::take().unwrap(); |
| 47 | + |
| 48 | + let rcc = p.RCC.constrain(); |
| 49 | + // HCLK must be at least 25MHz to use the ethernet peripheral |
| 50 | + let clocks = rcc.cfgr.sysclk(32.mhz()).hclk(32.mhz()).freeze(); |
| 51 | + |
| 52 | + setup_systick(&mut cp.SYST); |
| 53 | + |
| 54 | + hprintln!("Enabling ethernet...").unwrap(); |
| 55 | + let gpioa = p.GPIOA.split(); |
| 56 | + let gpiob = p.GPIOB.split(); |
| 57 | + let gpioc = p.GPIOC.split(); |
| 58 | + let gpiog = p.GPIOG.split(); |
| 59 | + |
| 60 | + let eth_pins = EthPins { |
| 61 | + ref_clk: gpioa.pa1, |
| 62 | + crs: gpioa.pa7, |
| 63 | + tx_en: gpiob.pb11, |
| 64 | + tx_d0: gpiog.pg13, |
| 65 | + tx_d1: gpiog.pg14, |
| 66 | + rx_d0: gpioc.pc4, |
| 67 | + rx_d1: gpioc.pc5, |
| 68 | + }; |
| 69 | + |
| 70 | + let mut mdio = gpioa.pa2.into_alternate().set_speed(Speed::VeryHigh); |
| 71 | + let mut mdc = gpioc.pc1.into_alternate().set_speed(Speed::VeryHigh); |
| 72 | + |
| 73 | + // ETH_PHY_RESET(RST#) PB2 Chip Reset (active-low) |
| 74 | + let _eth_reset = gpiob.pb2.into_push_pull_output().set_high(); |
| 75 | + |
| 76 | + let mut rx_ring: [RingEntry<_>; 16] = Default::default(); |
| 77 | + let mut tx_ring: [RingEntry<_>; 8] = Default::default(); |
| 78 | + let mut eth = Eth::new( |
| 79 | + p.ETHERNET_MAC, |
| 80 | + p.ETHERNET_DMA, |
| 81 | + &mut rx_ring[..], |
| 82 | + &mut tx_ring[..], |
| 83 | + clocks, |
| 84 | + eth_pins, |
| 85 | + ) |
| 86 | + .unwrap(); |
| 87 | + eth.enable_interrupt(); |
| 88 | + |
| 89 | + let mut last_link_up = false; |
| 90 | + |
| 91 | + loop { |
| 92 | + let link_up = link_detected(eth.smi(&mut mdio, &mut mdc)); |
| 93 | + |
| 94 | + if link_up != last_link_up { |
| 95 | + if link_up { |
| 96 | + hprintln!("Ethernet: link detected").unwrap(); |
| 97 | + } else { |
| 98 | + hprintln!("Ethernet: no link detected").unwrap(); |
| 99 | + } |
| 100 | + last_link_up = link_up; |
| 101 | + } |
| 102 | + |
| 103 | + if link_up { |
| 104 | + const SIZE: usize = 14 + 28; // ETH + ARP |
| 105 | + |
| 106 | + let src_mac = EthernetAddress::from_bytes(&[0x00, 0x00, 0xDE, 0xAD, 0xBE, 0xEF]); |
| 107 | + |
| 108 | + let arp_buffer = [0; 28]; |
| 109 | + let mut packet = |
| 110 | + ArpPacket::new_checked(arp_buffer).expect("ArpPacket: buffer size is not correct"); |
| 111 | + let arp = ArpRepr::EthernetIpv4 { |
| 112 | + operation: ArpOperation::Request, |
| 113 | + source_hardware_addr: src_mac, |
| 114 | + source_protocol_addr: Ipv4Address::new(10, 0, 0, 10), |
| 115 | + target_hardware_addr: EthernetAddress::from_bytes(&[0x00; 6]), |
| 116 | + target_protocol_addr: Ipv4Address::new(10, 0, 0, 2), |
| 117 | + }; |
| 118 | + arp.emit(&mut packet); |
| 119 | + |
| 120 | + let eth_buffer = [0; SIZE]; // ETH + ARP |
| 121 | + let mut frame = EthernetFrame::new_checked(eth_buffer) |
| 122 | + .expect("EthernetFrame: buffer size is not correct"); |
| 123 | + let header = EthernetRepr { |
| 124 | + src_addr: src_mac, |
| 125 | + dst_addr: EthernetAddress::BROADCAST, |
| 126 | + ethertype: EthernetProtocol::Arp, |
| 127 | + }; |
| 128 | + header.emit(&mut frame); |
| 129 | + frame.payload_mut().copy_from_slice(&packet.into_inner()); |
| 130 | + |
| 131 | + let r = eth.send(SIZE, |buf| { |
| 132 | + buf[0..SIZE].copy_from_slice(&frame.into_inner()); |
| 133 | + }); |
| 134 | + |
| 135 | + match r { |
| 136 | + Ok(()) => { |
| 137 | + hprintln!("ARP-smoltcp sent").unwrap(); |
| 138 | + } |
| 139 | + Err(TxError::WouldBlock) => hprintln!("ARP failed").unwrap(), |
| 140 | + } |
| 141 | + } else { |
| 142 | + hprintln!("Down").unwrap(); |
| 143 | + } |
| 144 | + |
| 145 | + cortex_m::interrupt::free(|cs| { |
| 146 | + let mut eth_pending = ETH_PENDING.borrow(cs).borrow_mut(); |
| 147 | + *eth_pending = false; |
| 148 | + |
| 149 | + if !*eth_pending { |
| 150 | + asm::wfi(); |
| 151 | + } |
| 152 | + }); |
| 153 | + } |
| 154 | +} |
| 155 | + |
| 156 | +fn setup_systick(syst: &mut SYST) { |
| 157 | + syst.set_reload(100 * SYST::get_ticks_per_10ms()); |
| 158 | + syst.enable_counter(); |
| 159 | + syst.enable_interrupt(); |
| 160 | +} |
| 161 | + |
| 162 | +#[exception] |
| 163 | +fn SysTick() { |
| 164 | + cortex_m::interrupt::free(|cs| { |
| 165 | + let mut time = TIME.borrow(cs).borrow_mut(); |
| 166 | + *time += 1; |
| 167 | + }) |
| 168 | +} |
| 169 | + |
| 170 | +#[interrupt] |
| 171 | +fn ETH() { |
| 172 | + cortex_m::interrupt::free(|cs| { |
| 173 | + let mut eth_pending = ETH_PENDING.borrow(cs).borrow_mut(); |
| 174 | + *eth_pending = true; |
| 175 | + }); |
| 176 | + |
| 177 | + // Clear interrupt flags |
| 178 | + let p = unsafe { Peripherals::steal() }; |
| 179 | + stm32_eth::eth_interrupt_handler(&p.ETHERNET_DMA); |
| 180 | +} |
| 181 | + |
| 182 | +fn link_detected<Mdio, Mdc>(smi: smi::Smi<Mdio, Mdc>) -> bool |
| 183 | +where |
| 184 | + Mdio: smi::MdioPin, |
| 185 | + Mdc: smi::MdcPin, |
| 186 | +{ |
| 187 | + let status = smi.read(PHY_ADDR, PHY_REG_BSR); |
| 188 | + (status & PHY_REG_BSR_UP) == PHY_REG_BSR_UP |
| 189 | +} |
0 commit comments