Skip to content

sislab-vnu/vco_adc2

 
 

Folders and files

NameName
Last commit message
Last commit date

Latest commit

 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 

Repository files navigation

#VCO based ADC 2nd

How to Run LVS?

In the netgen folder, you can run LVS in the terminal using the following command:

make target_name

example:

make dco_idac

netlist of circuit design: xschem/lib/simulations/dco_idac.spice

netlist of layout design: layout/dco/idac.spice

Bug in LVS for IDAC

When generating the netlist from Magic VLSI, an issue arises with improper wire arrangement. The wiring is incorrect in four blocks: Resistor, Buffer, Inverter, and 4 MOSFETs.

Note: The original code has been modified. You can go to the folder layout/dco and regenerate the netlist for Magic VLSI using:

magic idac.mag

In the tkcon Main window, you can run:

source ext.sh

After that, return to the netgen folder. When you run LVS again, you will see the error appear.

RUN system

About

No description, website, or topics provided.

Resources

Stars

Watchers

Forks

Releases

No releases published

Packages

No packages published

Languages

  • Tcl 79.3%
  • SourcePawn 12.5%
  • Python 2.7%
  • MATLAB 2.4%
  • Verilog 1.4%
  • Makefile 1.2%
  • Shell 0.5%