Skip to content
View shriram616's full-sized avatar
💭
Only available on weekends
💭
Only available on weekends
0 followers · 1 following
  • Mirafra Software Technologies
  • Bangalore
  • 10:14 (UTC -12:00)
  • LinkedIn in/shriram-97

Block or report shriram616

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. Project_AXI4 Project_AXI4 Public

    This project is aimed to develop an complete VIP for AXI4.

    SystemVerilog

  2. AXI_FIFO_BFM AXI_FIFO_BFM Public

    Forked from apriya-ram/AXI_FIFO_BFM

    AXI4 with a FIFO integrated with VIP

    SystemVerilog

  3. UVM_learning_series UVM_learning_series Public

    All you need to know about UVM

    SystemVerilog

  4. AXI_VIP AXI_VIP Public

    This is an complete VIP creation for AXI

  5. spi_avip spi_avip Public

    Forked from mbits-mirafra/spi_avip

    SPI VIP from Mirafra

    SystemVerilog

  6. pulpino__i2c_master__ip_verification pulpino__i2c_master__ip_verification Public

    Forked from mbits-mirafra/pulpino__i2c_master__ip_verification

    IP Veriification of I2C master using the I3C VIP

    SystemVerilog