Skip to content

riscv-rt: Add uninit section #329

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Open
wants to merge 1 commit into
base: master
Choose a base branch
from
Open

riscv-rt: Add uninit section #329

wants to merge 1 commit into from

Conversation

romancardenas
Copy link
Contributor

I encountered linker errors trying to build RTIC examples on RISC-V. The reason was that the linker could not find any empty spot in RAM to place the .uninit section. This PR mimics the .uninit section of cortex-m-rt. The linker will put it in the same memory region as .bss, considering that both sections have a very similar purpose.

@romancardenas romancardenas requested a review from a team as a code owner July 12, 2025 06:08
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

1 participant