Skip to content

Commit 16e4870

Browse files
bors[bot]luojia65
andauthored
Merge #70
70: Add docs.rs document build metadata for build targets r=Disasm a=luojia65 This pull request changes build targets when build documents on `docs.rs`, it will show RISC-V targets other than default x86 targets. Before: ![image](https://user-images.githubusercontent.com/40385009/116803431-2add2e00-ab4a-11eb-87ea-b1cd204299d2.png) After (take `rustsbi` crate as example): ![image](https://user-images.githubusercontent.com/40385009/116803427-2284f300-ab4a-11eb-8974-24126cbc4310.png) Co-authored-by: luojia65 <me@luojia.cc>
2 parents 7e9d2e5 + adeb9b3 commit 16e4870

File tree

2 files changed

+11
-0
lines changed

2 files changed

+11
-0
lines changed

CHANGELOG.md

Lines changed: 4 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -7,6 +7,10 @@ and this project adheres to [Semantic Versioning](http://semver.org/).
77

88
## [Unreleased]
99

10+
### Changed
11+
12+
- Build targets on `docs.rs` are now RISC-V targets other than default ones
13+
1014
## [v0.6.0] - 2020-06-20
1115

1216
### Changed

Cargo.toml

Lines changed: 7 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -8,6 +8,13 @@ description = "Low level access to RISC-V processors"
88
keywords = ["riscv", "register", "peripheral"]
99
license = "ISC"
1010

11+
[package.metadata.docs.rs]
12+
default-target = "riscv64imac-unknown-none-elf"
13+
targets = [
14+
"riscv32i-unknown-none-elf", "riscv32imc-unknown-none-elf", "riscv32imac-unknown-none-elf",
15+
"riscv64imac-unknown-none-elf", "riscv64gc-unknown-none-elf",
16+
]
17+
1118
[dependencies]
1219
bare-metal = "0.2.5"
1320
bit_field = "0.10.0"

0 commit comments

Comments
 (0)