Skip to content

Fixed cross-ref typo - Issue 228 #230

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Merged
merged 1 commit into from
Apr 29, 2025
Merged

Fixed cross-ref typo - Issue 228 #230

Changes from all commits
Commits
Show all changes
1 commit
Select commit
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
2 changes: 1 addition & 1 deletion ingressPort.adoc
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -580,7 +580,7 @@ stack. They assume a RISC-V to encoder interface that can report a block
of 1 or more retired instructions and one load or store per cycle. Each
comprises 4 elements, and shows the instruction information reported for
each load and store. As detailed in section
#sec:InstructionTraceInterface[1.2], this takes the form of the address
<<sec:InstructionTraceInterface>>, this takes the form of the address
of an instruction, the length of the block (1 for a single instruction)
and the type of the last instruction in the block. In each element,
’Block’ indicates a block of 1 or more instructions (i.e. could also be
Expand Down
Loading