Fixed Coverage Holes for RV32D

[sudo-apt-abdullah]

This PR resolves a coverage drop in the RV32D extension caused by incorrect operand values in the associated datasets. Each test appends a dataset at the end, but the values were mistakenly NAN_BOXED, even for 64-bit double-precision operands. For example, the dataset boxed op1val: 0x7f4bab861e3ffdaf as NAN_BOXED(0x7f4bab861e3ffdaf172613658591624623, 64, FLEN), which was invalid and introduced noise due to appending unrelated bits.

In RV32D, since both the source and destination operands are already 64-bit, boxing is unnecessary. The faulty boxing logic ended up pulling only the lower 32 bits and extending them incorrectly, making the operands useless for coverage tracking.

To fix this, I wrote a script that parses each test file, extracts the actual operand values used during execution, and replaces the dataset entries with these corrected values. This ensures consistency between test behavior and dataset expectations, allowing coverage bins to be hit accurately.

Additionally, I updated the fp_dataset to exclude rounding mode (rm_val) coverpoints for fcvt.d.w, fcvt.d.wu, and fcvt.d.s, as these instructions either produce exact results or do not round, rendering rm_val irrelevant.

Overall, this improves the fidelity of the coverage model for RV32D without needing to regenerate the tests, as the issue was isolated to the dataset formatting, not the test logic itself.

[allenjbaum]

Github isn't allowing me to actually examine any files though.(error: too big or took too long to generate) My understanding is that there are only substantive changes to the .py file, and all other tests either have some formatting changes or no changes. Can you confirm this? In which case we can merge this rather quickly.

…

On Mon, Jun 30, 2025 at 5:33 AM sudo-apt-abdullah ***@***.***> wrote: This PR resolves a coverage drop in the RV32D extension caused by incorrect operand values in the associated datasets. Each test appends a dataset at the end, but the values were mistakenly NAN_BOXED, even for 64-bit double-precision operands. For example, the dataset boxed op1val: 0x7f4bab861e3ffdaf as NAN_BOXED(0x7f4bab861e3ffdaf172613658591624623, 64, FLEN), which was invalid and introduced noise due to appending unrelated bits. In RV32D, since both the source and destination operands are already 64-bit, boxing is unnecessary. The faulty boxing logic ended up pulling only the lower 32 bits and extending them incorrectly, making the operands useless for coverage tracking. To fix this, I wrote a script that parses each test file, extracts the actual operand values used during execution, and replaces the dataset entries with these corrected values. This ensures consistency between test behavior and dataset expectations, allowing coverage bins to be hit accurately. Additionally, I updated the fp_dataset to exclude rounding mode (rm_val) coverpoints for fcvt.d.w, fcvt.d.wu, and fcvt.d.s, as these instructions either produce exact results or do not round, rendering rm_val irrelevant. Overall, this improves the fidelity of the coverage model for RV32D without needing to regenerate the tests, as the issue was isolated to the dataset formatting, not the test logic itself. ------------------------------ You can view, comment on, or merge this pull request online at: #673 Commit Summary - d84d405 <d84d405> Fixed coverage holes for F - 34b9b17 <34b9b17> Fixed coverage holes for D File Changes (300 files <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files>) - *M* riscv-isac/riscv_isac/fp_dataset.py <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-5c3cdcb260d5aff9a067d8f95e186e49520fa980b359d967fad05eaf63d601ec> (9) - *M* riscv-test-suite/rv32i_m/D/src/fadd.d_b1-01.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-85e6942a99679588e485bac42c90396d6d75ed6255d41fbe19ff4a26746f81d9> (11822) - *M* riscv-test-suite/rv32i_m/D/src/fadd.d_b10-01.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-85e6d8e08687546d3e1412400ad3846ef061a84ae1e13164a72aea05dbe086d0> (12582) - *M* riscv-test-suite/rv32i_m/D/src/fadd.d_b11-01.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-46455e0a6268bc615f4fa16d725f0bf796c3521deaef7e50077fffa63752bfc4> (215312) - *M* riscv-test-suite/rv32i_m/D/src/fadd.d_b12-01.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-88a6dffde9b3e0a5cd5ac8f25debd989f7b08a7e195def3490a24a93a2b256ab> (1262) - *M* riscv-test-suite/rv32i_m/D/src/fadd.d_b13-01.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-dff135e600d868792086f8dda5e057740a1984ff21833bee3e121387debee6ea> (4272) - *M* riscv-test-suite/rv32i_m/D/src/fadd.d_b2-01.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-2cd2f658bd78df1ab736fc774b55fd14ee658ceb8eef04e78f50b16ec1d58e4a> (5782) - *M* riscv-test-suite/rv32i_m/D/src/fadd.d_b3-01.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-922a763797a2291e3ce31b322cdebe5a94cbb9751e5b29993eac4a79934ee35d> (22742) - *M* riscv-test-suite/rv32i_m/D/src/fadd.d_b4-01.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-75c50ca13c08c4b25c1436b79a195dd490c268f240e61646514fec4f66c466e0> (3072) - *M* riscv-test-suite/rv32i_m/D/src/fadd.d_b5-01.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-510666e9c6090cd4e2659dfd71a033f99c6c6f4f0f793f92133db8c80c02045a> (4472) - *M* riscv-test-suite/rv32i_m/D/src/fadd.d_b7-01.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-24b385be883ec7ba0a7e7df2b01d1d050e424710576a49f4ac404a479cb2fdce> (7002) - *M* riscv-test-suite/rv32i_m/D/src/fadd.d_b8-01.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-4a0423e18705457aa8abab4861964924aae33c8f90a101cca0389374aa9f51de> (29772) - *M* riscv-test-suite/rv32i_m/D/src/fclass.d_b1-01.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-f83882729833cf003519127e7d7d48f0720847afd277a48ae101ae444f00a917> (658) - *M* riscv-test-suite/rv32i_m/D/src/fcvt.d.s_b1-01.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-4b14ae7fbca8ba7bd7369ec643f9080f96e96365de576e805aeef810f43002b9> (703) - *M* riscv-test-suite/rv32i_m/D/src/fcvt.d.s_b22-01.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-a2bc2c3f309e09415a9c8e5b898a9d8d64e09552de6cdf0d1d090b712d79f7bc> (710) - *M* riscv-test-suite/rv32i_m/D/src/fcvt.d.s_b23-01.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-753168730aacdb6eb0a31959f5def36b5168f25e076d473b02707a8ddc81436a> (722) - *M* riscv-test-suite/rv32i_m/D/src/fcvt.d.s_b24-01.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-2628fd32ca3491286a23c4a792437147e0c54fdb12dcc1da758e818505b21d9b> (780) - *M* riscv-test-suite/rv32i_m/D/src/fcvt.d.s_b27-01.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-52efd7f6bcf7a01a561ed7dd1d83616accb8b103956b94267dceb23a32e30e85> (710) - *M* riscv-test-suite/rv32i_m/D/src/fcvt.d.s_b28-01.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-4ea861345091c5edf15967b1d28f68518a46caf9bc2d9acfb3ff93523db29758> (708) - *M* riscv-test-suite/rv32i_m/D/src/fcvt.d.s_b29-01.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-c21aa4ebee0219b4ffd1df7edd6956217222d6e53791ec1ff7ea84e09db45334> (757) - *M* riscv-test-suite/rv32i_m/D/src/fcvt.s.d_b1-01.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-b57a3a01206742c2fdbbce55a4e9ddb7f60a4c8c4a3fadb5488b9bacd8d637cd> (710) - *M* riscv-test-suite/rv32i_m/D/src/fcvt.s.d_b22-01.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-50459ace470ecde0b0558ecc52960ebaaafbeab385a6272effd3b20759965e39> (710) - *M* riscv-test-suite/rv32i_m/D/src/fcvt.s.d_b23-01.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-c1729b72eab8c20c0fc4cd707a330e7bccac8f96501c6cf5ece6147cd8c23661> (918) - *M* riscv-test-suite/rv32i_m/D/src/fcvt.s.d_b24-01.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-2862db7790fd898ab7dade362cd3c60efd3e121c8ba29d1a19ffff0f0adaa687> (1878) - *M* riscv-test-suite/rv32i_m/D/src/fcvt.s.d_b27-01.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-f6c8e20ed373661f7d4d91deeb24c7c6a40fc6661c23dd77d5ba96790ae21e9f> (710) - *M* riscv-test-suite/rv32i_m/D/src/fcvt.s.d_b28-01.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-33e5ade87fdaf2761bc0caf5f825fc015fa1538352a1695a3a892904c7e32205> (710) - *M* riscv-test-suite/rv32i_m/D/src/fcvt.s.d_b29-01.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-2188f2d1e1c7168af164708c832632656f5c4e7beb7f22a6a17d291c1df3953f> (1478) - *M* riscv-test-suite/rv32i_m/D/src/fcvt.w.d_b1-01.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-c51abbdd1880b741d5dafeff829cd2267ecc65d4a520ea2565a613a4d1f51693> (658) - *M* riscv-test-suite/rv32i_m/D/src/fcvt.w.d_b22-01.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-40a1f1e38166938a8207817cfcebe8dc4c1307be3abad324701a72aff14d55cf> (770) - *M* riscv-test-suite/rv32i_m/D/src/fcvt.w.d_b23-01.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-589d6a86b36e16effb5f841d3e433a163ddbfb3e51677a2592d5f510c12182b7> (840) - *M* riscv-test-suite/rv32i_m/D/src/fcvt.w.d_b24-01.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-52d4495d75497c338a1a3e725c41cff53cf5791bd14fdeba7ab1a77b51ef4385> (1680) - *M* riscv-test-suite/rv32i_m/D/src/fcvt.w.d_b27-01.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-2c6ba31c314c905665ff5a6a9842a6d32f3004a07ed977ef6209c27bbda398fd> (658) - *M* riscv-test-suite/rv32i_m/D/src/fcvt.w.d_b28-01.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-b771e9f85fa15e74c7036ed29c527894c14c7256b1c69ecb16b7d52128a91328> (658) - *M* riscv-test-suite/rv32i_m/D/src/fcvt.w.d_b29-01.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-d1709fb0758422c5744e9c4a8f5f963228840a1e68e02dee59e29b0bcb179c57> (0) - *M* riscv-test-suite/rv32i_m/D/src/fcvt.wu.d_b1-01.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-2ef67357d9fec93fdcf31784fb8614d8b445b24aa9515ad1752878244a5ef654> (0) - *M* riscv-test-suite/rv32i_m/D/src/fcvt.wu.d_b22-01.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-357f77b4668b44a2613fdd2114b49a102fa4435019cf711bbbf6fb52a8b4482c> (0) - *M* riscv-test-suite/rv32i_m/D/src/fcvt.wu.d_b23-01.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-7863a1b4853a08af402536d4262f8e8ecf85777607f76d7886f6c47398429ddc> (0) - *M* riscv-test-suite/rv32i_m/D/src/fcvt.wu.d_b24-01.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-61fd5a6363162856c90d660593c029baf6930dc692933fb00ce866e7f67546a1> (0) - *M* riscv-test-suite/rv32i_m/D/src/fcvt.wu.d_b27-01.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-40ee4aecb94cd62641fe93064e31f2f3283b861d601f5376f3cebc66cb96e841> (0) - *M* riscv-test-suite/rv32i_m/D/src/fcvt.wu.d_b28-01.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-b86b30ec6ea2d51e48d1d745680e8b4c4c4668d9c7543bd99b48cd3e7e12248d> (0) - *M* riscv-test-suite/rv32i_m/D/src/fcvt.wu.d_b29-01.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-cbf3103ace58ddf6af1356bba56fbeb4fd3a4276820815968fbe4e4d1236d843> (0) - *M* riscv-test-suite/rv32i_m/D/src/fdiv.d_b1-01.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-f3aca4ca2987d35ff6c22ead2a7f168f9e9244fcd041c13b040e1161fde02333> (0) - *M* riscv-test-suite/rv32i_m/D/src/fdiv.d_b2-01.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-e0d720671516bd78c1e21466d9324a49602cedc7a773ee63c0a45056b47660cb> (0) - *M* riscv-test-suite/rv32i_m/D/src/fdiv.d_b20-01.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-b54a05fbcbcc5c665270045b2011241038f748583367131773959aab7a35a82b> (0) - *M* riscv-test-suite/rv32i_m/D/src/fdiv.d_b21-01.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-346c9ed3469efcd0705d2b9cba811e20f8f65541122f33d9c792d1144a2cfb1d> (0) - *M* riscv-test-suite/rv32i_m/D/src/fdiv.d_b3-01.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-04381d6f28c052308af47ec8fbb021954b578c2b51668dee7cbc440916a6bf9a> (0) - *M* riscv-test-suite/rv32i_m/D/src/fdiv.d_b4-01.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-693ac8a62b9a7b2df6c9da2fd87e786e558754041e0c0b9fdc72340338bae22e> (0) - *M* riscv-test-suite/rv32i_m/D/src/fdiv.d_b5-01.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-2b472571bbb27a7301c0dedbf039916b34d343a8291293ebd328fa9c4dc479bf> (0) - *M* riscv-test-suite/rv32i_m/D/src/fdiv.d_b6-01.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-03e4db89bc34799e5d928927befa92ba2c9fff9bfb907c01a84fec78793922b8> (0) - *M* riscv-test-suite/rv32i_m/D/src/fdiv.d_b7-01.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-e208b58495a5e0a0d25cc4cd2db0425dbf53215fbde5398c1eb2a234720d3d86> (0) - *M* riscv-test-suite/rv32i_m/D/src/fdiv.d_b8-01.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-313a906b211ed2dd6aaadb3b2525a3ea5879e8d21d8dd23582235e416c5c0084> (0) - *M* riscv-test-suite/rv32i_m/D/src/fdiv.d_b9-01.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-71e4e0860dd2e53a9ef23b3792857c7d9769b386cca0ba34bc0ec3104f3be3e8> (0) - *M* riscv-test-suite/rv32i_m/D/src/feq.d_b1-01.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-d63922a22992accf936784106e89b83fcd98d4a95fe5b19ea608be2bbde1f2b6> (0) - *M* riscv-test-suite/rv32i_m/D/src/feq.d_b19-01.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-78b435c9be907e13d43d98da087e684416efb67317e9edc595d6cc3043254dee> (0) - *M* riscv-test-suite/rv32i_m/D/src/fle.d_b1-01.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-b38ca8fa176a0cfa66876e1598ea1d87764f2ac34466e585af9bc7a8c635b1e7> (0) - *M* riscv-test-suite/rv32i_m/D/src/fle.d_b19-01.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-406440f3a89b7113e410ec8550785da8fc23d714d1fb11c6b0c1e60d6a6c165d> (0) - *M* riscv-test-suite/rv32i_m/D/src/flt.d_b1-01.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-f3ed3b65896adfeb557db672f0119d1fcf5b1195c7e934ff37238f7b8cfe45be> (0) - *M* riscv-test-suite/rv32i_m/D/src/flt.d_b19-01.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-710f7c61e5ad167b825e997f2ccbf44ca5ed1ddf9ad64f1656f154188e8a4560> (0) - *M* riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-001.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-d1004757e17cf06317c9ec8b237cb230d3d26a284931e4e8f49899aedc70ff60> (0) - *M* riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-002.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-8e1e20beceddc2258bc7b89fed7abf9ef94504e2f1f42df3abf92e5941ce81ac> (0) - *M* riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-003.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-c9b6cef55a7addd309920e2b872068489ef95ee6c9f89f5573abf646269559cd> (0) - *M* riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-004.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-4c3476519d7944038e1324de5a2130fa1f72942ad5302c210ac76f91119334d7> (0) - *M* riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-005.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-8533384065d0b25e4d3f8c110f90953fde0a605855ad435004c711288c1620f5> (0) - *M* riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-006.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-487334683727835e020c1ba629a91f982f38a4031947e1bc11cdb69f66c7d322> (0) - *M* riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-007.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-12f53d7afe560e8d4539d79701e8b68a8356f10e6cfac2f36404da057352cb7a> (0) - *M* riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-008.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-0f41ea8a26573f2b203b2f1fff872703722c2c4a590cb6900b344294a2364390> (0) - *M* riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-009.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-53cda91833761d57b567d831df9b5a7b10de6f1902ba19270aff7e40d5475378> (0) - *M* riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-010.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-2a9b70318cbf87d6720c9eecfff5195b63360741aa342ae4dc114ce3418513e4> (0) - *M* riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-011.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-5d5ba6d6255e71b2754e4738995fb10bd578657dd9713a9fdd5088ee3b6af7ec> (0) - *M* riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-012.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-8eada8b0d4bfeb328e280a790393dd216cc305261819284c2e2a101fe521a85b> (0) - *M* riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-013.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-ab6b816485042d0708a5a7608159835564740257e137c0ac20939073956448b3> (0) - *M* riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-014.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-9bb06601e92492ac40a494c74eccaf7b0c93feb4617e1b2cccedfa7abcd7a54d> (0) - *M* riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-015.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-85777d95a8344f4a4fe9cb23c1cce864e04c213b0470be0267bc0b2e312e065b> (0) - *M* riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-016.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-9a9d1e0a47e38d7acb96629371b07ed16a4a00c7945005a0795271c90370a3d1> (0) - *M* riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-017.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-397e3ea149154200a87d5808a79675085995ee1ce6ba9261c042c03e2a0d0e76> (0) - *M* riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-018.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-3d54dc42c2378bea282135d24a61384f76889b50dc2cae6a2b19c73e4bf99a15> (0) - *M* riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-019.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-58f5c066815ea901cc13d2812f1a8a590c66db3a5b4a41a3a37ca386c8e06b41> (0) - *M* riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-020.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-3ca20b219eacce23b8c14face770dc1356e45e1a6ac06adede440c54b7de0310> (0) - *M* riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-021.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-1d8eedae3f28475b675adaf4a1336c1b421a7a6dd641683a5047201f5314a0fb> (0) - *M* riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-022.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-0258d3f2b2057cbc8b2d8654b9d96fcd8853567292e0529a3406c4429fe713a4> (0) - *M* riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-023.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-66568545b1b9a48545af2d13149ce6241d12cf55dbfa58012108f7e24a35e6d0> (0) - *M* riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-024.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-5008a5610ea705ffeedb1b9299d40a02f9b6ed6cbbe2b0da3a03af8ba0d465ab> (0) - *M* riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-025.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-b09a0cc7b735ea2a5460ebdea6acba7f06aa652de8e85711ea6feb7bf76c53e0> (0) - *M* riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-026.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-63a75d8d21262fbaad2fb511d2d6d6807499391abfa86abfdea812763e8b6e04> (0) - *M* riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-027.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-f4a635c02c8b54b0159d4c4170f4600efd51474f43f260c1d458d1bc42008026> (0) - *M* riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-028.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-5b83b7d2d9280bb224be98f5a8754ae7d2e264f530aafdbc4fedda0a05eaa8de> (0) - *M* riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-029.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-e7a26867aaa98e3c41337273f93b7ed0bfcbf5de3face73e945ebfecfd7ddcde> (0) - *M* riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-030.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-cadc56ce2b967cffafd35b7026c34391153c05583277ed18c875bca10164607b> (0) - *M* riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-031.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-e22f73dd8b7394ba644c2af442ab8d98a2c4322f7bfff6005ba01305b98464ca> (0) - *M* riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-032.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-e36582344610465f0950b1d5e0feea300f7418064918d907b34f90eba7599ca7> (0) - *M* riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-033.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-2fa560cac92e3170bdf0fc510eeb10825ec557a40f285584dc4ab1d86535e4da> (0) - *M* riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-034.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-797761bf6aa8b2d02c59b90d55defa929b13f55bc2ff99a1239cb823d888d37f> (0) - *M* riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-035.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-43b73929a9d8b3bc55ba3c1990e04290c1b94f7861b208306b53d90cc750ea26> (0) - *M* riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-036.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-982ccf27806b3279060b2777f665533ad585ad44d2af0fcc2224634f12bf4aef> (0) - *M* riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-037.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-103b4ed13f2a48e6aed436f4ed1011bc7d7627a61732c84a4c3bb9d4f6370d9b> (0) - *M* riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-038.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-7cf4d17ce47b503c6a94a8913267c22fcfeebbfe21ef078f4e0856db3f474355> (0) - *M* riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-039.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-4d1fd48374597b90f83cfae633c925e2c5333ccb1a9a8d229bca0268c55d2da8> (0) - *M* riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-040.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-6db800cc1f446a5c18cfa766214be96d9f1dad4a0cc32a614c0a3c450123d087> (0) - *M* riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-041.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-3122de7dff75487f638ad3006806cd7f5b3414e22023dc9cb0681a48b22db576> (0) - *M* riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-042.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-99168fde0d0154bf5a89c4e1e5ce62c338856f6701ffccb30e89a10a1baf49a5> (0) - *M* riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-043.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-2b8aeced878ed1fe0f8e950f7e1fe717ed4227f0481b11b50cdc901c4ac748fd> (0) - *M* riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-044.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-393ac0fec3c12c9c93009b03143530b8a0d4094761d98420f5ba7a4c7ce1e6a0> (0) - *M* riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-045.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-4f4183c4e811f3a42761d7e2f6f5673371c067c02c01d8dcc8afefc6913c3904> (0) - *M* riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-046.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-89592457d40fa0fffa47d5657ea560eaaddf79690474e9d1823e071be5a7fe7d> (0) - *M* riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-047.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-fe1715df2e018ea9e04f681726e966d0b5c7c465cb6b8f1cec3bf11eee1c473c> (0) - *M* riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-048.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-422a777bd252ad823a94151f8d9524866ed2a117d37eda63c8f81c3ac58b2fbd> (0) - *M* riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-049.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-2de9c808ffcebdd30aeefdb4473091850901e8819290b9e42c13fbbd19b1fd61> (0) - *M* riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-050.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-0929aa4d653233d5a0da2e1c02f0044172bc082cc490f5a06e7cb406200968bd> (0) - *M* riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-051.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-88bb581ddf07ac4135406cfd23b44503b43ccc822ac1fc9908e6b4a14fd87711> (0) - *M* riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-052.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-5257bb9646d159a6ea09e2aa502b3e5514823a5b8c0cdfc5171c5cdc7834c4f9> (0) - *M* riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-053.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-4949d295b9e45fe4f08c3cf855e5f6cdbad9040f37ead12478c46ca8c866d9c7> (0) - *M* riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-054.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-defa3eb16bfdb198e52cc1c53de836c0b1a854d869a4922b367092dfc45501da> (0) - *M* riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-055.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-6094874366119f8309f15cd17bf67f2a7b2f11d334187b688cbb380851bc987b> (0) - *M* riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-056.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-0b3de2bee08474265dcfcbc70ba206831c26bce7a0797c5ba901bdb52ec3070b> (0) - *M* riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-057.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-11fc8f9edfab60334c3603b52f7d2f16a124b8476b417060fde3ef8b55b98625> (0) - *M* riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-058.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-9b44022bf52aaa44fe2d763a47308469559b0055d815854f7b586846ff29f446> (0) - *M* riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-059.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-66b543515a455e526a62520af89126b18deb6deb62f0bbd3fbab61ee18c4a001> (0) - *M* riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-060.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-a8ac95abf9d12f9b2145660a8ecfebc516483173b04bb49a431a92ec441b5e8b> (0) - *M* riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-061.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-5e3ebde9c1508398e021aaf8b4c5a3408f2697a84bcda254d32de460904eaa85> (0) - *M* riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-062.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-d86e52d5e8ff3a228d63a91eeee2600192ca30432f5b8303a22fc8374b237601> (0) - *M* riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-063.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-3a06e9a807ada6c8d7ba1f5781a108153fb111ed3d7fb6fcfb39f54f211fcdad> (0) - *M* riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-064.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-a309b6352bacc5b1b868bbe195ee0471657f58622da60b25bf4b505afdb0dd1b> (0) - *M* riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-065.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-e551164b8cc8208de1a0fdeb802e987558ec9aa15d72e14f28a840e815ee5dfb> (0) - *M* riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-066.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-62cc2866f4b0bb90f2a110cbf8836f4ddf26c344bde3cf4da2bf39ed892e9765> (0) - *M* riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-067.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-562fb00130bedcf7882c2121e5da8d8a3411b9d9846960ca65a18112c654b0dc> (0) - *M* riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-068.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-f44618e11a2dfd0c36c55e1a150f7ded107184c2f8d9833f00a0add9f75b36f9> (0) - *M* riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-069.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-c53b8d4d52ca3bec059ef0a1c833561a9f216bc96e85329f82509df8f3b171ad> (0) - *M* riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-070.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-e4a6bc5b93ccb57ec18cf7d9a346084ae57718595b440867ec4540e56a498871> (0) - *M* riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-071.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-f4501b8b094fbeb4fb4d0f5f363c9773c2d212b8c182c56397fc2a60f03c9030> (0) - *M* riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-072.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-ec0a568046fa9c3d850860e8ab7d3c4c87a8af5242882b9e4d83c918edd01a1c> (0) - *M* riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-073.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-7dfe87f5112131033aa0f17163f19437ea0a7a1d318ff93c289584315d2bb3cb> (0) - *M* riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-074.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-c9faa81c3215232de3e8e5a27f919a0dd89102375f79093d621c2f47a2b51403> (0) - *M* riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-075.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-ea1c00cf4d0c879644e190b1d72589525ce2e86484a7d1126ea8ad0a9f491c9a> (0) - *M* riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-076.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-f877075ec1bc3e58d29e08d40605e2fd54c4c68da4564f21fb8403d503a77a00> (0) - *M* riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-077.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-adb3701e48ebb46c47e6f00e83949942824c0a79154a8500a598853e371d3c1d> (0) - *M* riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-078.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-ffec7b576385f2d3439c10aafc7247984affbef3a0833250803c64555287d9fc> (0) - *M* riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-079.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-5a97bb734d4a2899da89f34a08657a5796e7345104ff1f9e92eef4a90d5dc888> (0) - *M* riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-080.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-f702581d51cb22a6223914033c4d5aef9fe51affde5d3b8dcd6c58482438282b> (0) - *M* riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-081.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-cc2fb19912690f67aa56edae4033a73558fbcf4e672eb51501992c6a10836feb> (0) - *M* riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-082.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-ecd3b671035489894c5ac2cfd51f46ed26bd4f9ec01d245dcd6bb607ac93d2e4> (0) - *M* riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-083.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-ae85f165ded20975fc3bb9c83f33f010e11e685216f2772a625d7cca4c7de8e6> (0) - *M* riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-084.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-87ddd2dbfff7ff632563dc8f7158ac347095735ada06725231ba9c5b35ce0ff3> (0) - *M* riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-085.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-149cc8f7eedc2977fcecbb0aeba3b5003331785199af3597422e5587d5116123> (0) - *M* riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-086.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-56433718a30467ab8d947a4124c2c3bd9a429eed8a93dbe7781deb46b36a7a03> (0) - *M* riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-087.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-c8221dbad487220a1a3ac1726b5ad17776e39b60f8251cafbca93a6a60f074f8> (0) - *M* riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-088.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-ad1ee3bba5e0894964704bfdd87df7664afedb5fcd9825fcb3a3d6677e4e8e6b> (0) - *M* riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-089.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-873307189517c74516d5b7e8a6dcea12456bcb79d32cac5289777fbaf91946d0> (0) - *M* riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-090.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-583fc537454d559e78502119aee3cd00ad6c5eb3e948e6e7979cb7f0f8f42693> (0) - *M* riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-091.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-2f3fb1e95e6b867a5e81e090aab1ba7b64b7db6cc20dee7c564aa20c71bcc9fe> (0) - *M* riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-092.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-bbf19b0386f51b4bf77a7f896ca2005df2a4dfdb5e90eb4fdb636b89a3cbacee> (0) - *M* riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-093.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-60f6656ce2db7f56125465820c953821d69a806b14e20f8bb7171ec03f86971b> (0) - *M* riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-094.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-520b6b98ada31df30d46a88c5b2ff8f287ce2534365e5941817a72923d0131ab> (0) - *M* riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-095.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-e005d89daadc5aff438c7cf5f8ac9b129fd2dc1ce9409c61b1c0c05c1173daf6> (0) - *M* riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-096.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-28aa598d987c833e5155d276217edc003a5b3c2612f6e2246c10e4f47f47f270> (0) - *M* riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-097.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-8df910a257e9092000fb2a69a6109c5b1730d1e162f20f4962552f4d74255cec> (0) - *M* riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-098.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-a47317141cf674c9a94748e72efca0992169933005a66fd1f69d36fd1c69de52> (0) - *M* riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-099.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-c722f5732c07eb33cb9173f764dbb0091109c27bc1858ef7947af2a7c4e89065> (0) - *M* riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-100.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-b1e82b7a3da74efd5a6dcff501fe0d383ba3ecb5edbd46ae20335a4a1b70f1f4> (0) - *M* riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-101.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-a0a1b02a419814dffcc25a7232e64df50932261df277cbb81ab3daa96bcb992c> (0) - *M* riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-102.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-3e827a943fdd4797afa0df6ee83f079c6cff257dd99fc69b23bb0139bfb4d1c3> (0) - *M* riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-103.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-94686e607387098af8b447bad30fa83887c0b0d6d35798e17af80e263915786e> (0) - *M* riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-104.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-ef668b3c93afd203ffb57d787150a64e1a7cfe71b6a9cf484d52f31e833ab0be> (0) - *M* riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-105.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-8c47dcca3c2010793b869e4501b71084a4f528bbf54b262f1fd96bd97ceade91> (0) - *M* riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-106.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-315fc76a277624f2e0224e875a71aee74aec5bdb34871edb8ef209b51c0d81be> (0) - *M* riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-107.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-99d68916a820f64be2a9bf2fd72ab5612fe5bdd59874357594a775699ab49386> (0) - *M* riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-108.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-fbb13d280628321694cebe38dbfaec933d7a9163c94de884fbeabbb1d209bd57> (0) - *M* riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-109.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-3a0b370a25f9a46ee943cc4f0c956c2cc5b5d8af49473389adb73a8aef6f6e93> (0) - *M* riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-110.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-4ac050cbdf11d07461f1892ea69ebe8697706a22e17a20ed4f7eb89ca4e4faeb> (0) - *M* riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-111.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-3de0861eb6fb7ba737b3b73f30f6c1546079ba84c74614831f84656e413cd1fe> (0) - *M* riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-112.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-e213f71a30fcab1c58d896a3027229deaefa956a778c6eb281405e76a9054031> (0) - *M* riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-113.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-13c0efd3c3c32bae6af6c78edf7aab856081b1239a2efe95bbd4da53f7ae7b56> (0) - *M* riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-114.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-8220e8f26f32d7436ec01881d57a1ee3884d703707acfeb1f3b101b8d297cb62> (0) - *M* riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-115.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-858a85e5725f4fb5f2d16bf07a1c2e3526f62898289fecdff185090f6d69fdc3> (0) - *M* riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-116.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-f9246ec801b072a576160aed0f4884bcf666e8e9b7a6e70a2c68f86a78c6b67e> (0) - *M* riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-117.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-fe6250e79710ab9b505359a21260a051ee4701963a12d47ae20208ee9110e458> (0) - *M* riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-118.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-3ce83cb7096336804f5ad870d32332a913b372b78b1989e0a56bdd940f361ca1> (0) - *M* riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-119.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-efbc170ee415cd30587d906f6be197a865ab9d784ce31fb32319d73c3d5e34dc> (0) - *M* riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-120.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-1e5816dba96f8fbf7aa32e65b5492fb7d83f95599dd0b266424ff17491e2eea2> (0) - *M* riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-121.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-3a343b9c727c46c370e7302f32eb862d810d7fe456dd8ffffd0ae94239089bb6> (0) - *M* riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-122.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-896c1cc4138acd56ac5cf3f0c318d433707422b91a33b526a28dd2c2945727e7> (0) - *M* riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-123.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-db04380c2a927cc77dcc6b3b9148bb0fb44e9fab134853f38ad01feee406b436> (0) - *M* riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-124.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-d2c9d3665b87d549760bde34857edd35c8c1b1747779aa4d5c2e16cf2f459fc8> (0) - *M* riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-125.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-841040e810441dc8843eb2d8ca6e330389c903e2e25eba7ec59baec1b4de63ab> (0) - *M* riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-126.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-45d22008bcb2f51b08ca1c7aa34098b47f417d860e721d9a82d8c0ac408a7c88> (0) - *M* riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-127.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-779eb923402f41ef1b17cfe5cd08a707a8fd680e631e2d50ffb8738aaf1ab24a> (0) - *M* riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-128.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-fc42587a5711eba6d62f22cdf9af7e483e35be5825b59762839ecc12902819e2> (0) - *M* riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-129.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-fb4fde1219a189cee9d841a8b7a8f856aa1505067caf83307445ba19c3ce0da3> (0) - *M* riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-130.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-bc57934d9ff26fb1e4d817a8f22ce96093f3186a4c73159c00c6fd911e3fab89> (0) - *M* riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-131.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-0c7a8267ba9758b2de75efd6e163f2870b658aa7abca2200b7d5390e2ae5f761> (0) - *M* riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-132.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-5e63e7b9d62d07bfa8b66bc4fc2e6b5e4a7ab0cfcabbedd5ff7723c5451a68c2> (0) - *M* riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-133.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-eaac1c150c7f85a0da718e94411683b9678fc5f12bc289649935d441c70da3a8> (0) - *M* riscv-test-suite/rv32i_m/D/src/fmax.d_b1-01.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-e4dbb799cb90f5303dfdfa2d10618dbf765aa4b2e736d01c9eae2c2c7d24c35a> (0) - *M* riscv-test-suite/rv32i_m/D/src/fmax.d_b19-01.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-021f272ad9a57ce12870e9439b4eacd242bf60e07b55504833c7fddded8f7aec> (0) - *M* riscv-test-suite/rv32i_m/D/src/fmin.d_b1-01.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-9ba3b042d9220554d876e28fa70016904f63b1c46ada73ff1e55b5a57afd95db> (0) - *M* riscv-test-suite/rv32i_m/D/src/fmin.d_b19-01.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-d1b4584e35d115fe53faf4ae85c130755b88af83b96fd9a98c4ea28614389e02> (0) - *M* riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-001.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-fffb9ff709bb012f4994966064751eec63104d2a34ae57120d1f632151abaac4> (0) - *M* riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-002.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-c16f776350a905aa493f9e414ef187491c4987cb2599628e18cfb46a5b34d068> (0) - *M* riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-003.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-edeceba3e84ed337a73e9fd60adceb45130870cfcd26c735ccd860c8523c4d81> (0) - *M* riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-004.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-e77b9851fd132d483e29dae2f35fd4b77f20cb22e62fa5884e70fcfe0cb70fa5> (0) - *M* riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-005.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-341e3b0595ce9fcde4490e588e1757e4e2003842a42fe336596e9300c9fb7dcc> (0) - *M* riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-006.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-4d0c8d65f5225f77a322a042f88fe8c98fa1bb8557c95c9b70babc1667778f59> (0) - *M* riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-007.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-894e0d589ea70506e621e70840fca06f834a0070460a8f10e4a890c917b251e6> (0) - *M* riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-008.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-18e0a19a533247b35943dcc47c4554ab75c95b5f09f1a3f901d57d6867112f27> (0) - *M* riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-009.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-f6ca792f9f71e4f3b4f6a977ede4d2f1b980ff3d1b6bd85a29d1e93a7b1b58ec> (0) - *M* riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-010.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-caa7e433500f97a0b47fb1cc2527ba6b68d6852a2bb308005b6ac15c500f5fec> (0) - *M* riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-011.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-eb92b8464a4bd82d7523d43e756cb432a456650143f7db55e368e0258edca12c> (0) - *M* riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-012.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-b14b2803b595e9ded4e25e294631d550ef32dff48bde96cf5bc4b11d1112d831> (0) - *M* riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-013.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-f94e4e0ad0641b7103a47bb755a50629716d09df5501d4b75c78d20a3fe93538> (0) - *M* riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-014.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-2409d4f9aa16b751d2a43115468417679554002125308de57cffd60100a1ed9b> (0) - *M* riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-015.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-1e54fc6e3b91baf0a04601f98ee5764c57c4054284ba6d4ac9448768ba3ddb6a> (0) - *M* riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-016.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-0ef2b955e5c7da30aac599f09151982cfbd402cdf59b052a6f8462b2adb6e39d> (0) - *M* riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-017.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-01dc462a35ca5b48a1c785d6533070fe6fd3cf1fda37a44daeee1cd717a654e0> (0) - *M* riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-018.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-de04e78770a9bce6638841b1b70822e4f94146ad3835da73af4dc1d5f1b49a81> (0) - *M* riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-019.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-ede8d0f5942c5c9c8f8a929554677cc61bdaa8cbd1164faddde7ead6c4634b74> (0) - *M* riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-020.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-7f5f775c2e6bf1a287fb3b5ef22aa4f3822b1c6e1f0565c36c028cf999abb207> (0) - *M* riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-021.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-b48a5bffa4e3de6ea0252a0d383cca4e821191c5d7ab9f9342f52ba4f08207d3> (0) - *M* riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-022.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-9b1c8f59f115777ce7d7488ff320c104e0e756c8e2f478d2463770eb0b8cac5a> (0) - *M* riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-023.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-5fb1bccf0ab68245a32b36bec05d6b45977ec52f4f35e958e5a6873b9360760d> (0) - *M* riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-024.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-23f8e53f7c891baaff706fa7d920935361c1a2c1e5be494c8a2af1d730a74eb6> (0) - *M* riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-025.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-d57d457cde727964ad519bc27087e4dbc4298a7ab836655697f2eb5240580581> (0) - *M* riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-026.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-b0de3fc7850368c7f9224970d039b8921c30a82548f22dd18c55ddde34a2da41> (0) - *M* riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-027.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-d2e31c1da71a558c8c509378594b84e47c2f36214c48b8de6eaac0999e9f81f6> (0) - *M* riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-028.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-2eaaa59a6e2a274c2c3ee68f1a4a74905043f03e5069281d4ead1f95d85a2eeb> (0) - *M* riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-029.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-7e9791e57c5907714a1d728a99eaefab6d8118e101ed803894c6da56dc365b6f> (0) - *M* riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-030.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-d8bf47e5133817fdd070f9f85293b014e79cda79619de03661570f854c7b2ea0> (0) - *M* riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-031.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-007740e5c2348f8e16f17d59c04eefe3825fbb533c8c01fd51adf27d315fb9f8> (0) - *M* riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-032.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-7e796b3dff829347df7b478a0636a1e1428b6dfe092c257fccc1243468807906> (0) - *M* riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-033.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-138065cfba7efe2a18457b2b72e8265cfc93a50a7f9ca85596f373b97b9abc58> (0) - *M* riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-034.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-baa61b941afce9b99458b6561e7945fb487e5a3ce25be19e9bfeea6992f04fcf> (0) - *M* riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-035.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-eee4496b5ff52ac9853c1edf3ffceebcd0944914a6749dc32d0a4cef10ae1fa5> (0) - *M* riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-036.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-efea76cb6a4589c0e2724e6c250493c497c1b3661a6584e2fd1d65d733c5bef6> (0) - *M* riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-037.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-c7b04de9f3571fb1f53407ff2c44358fd2bae0849f201c3b0d4f8e6ecbf22114> (0) - *M* riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-038.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-4cde2b11bb2fcff91a3b73e4cdffddb477afbd2effdb25e1d951452926798e59> (0) - *M* riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-039.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-438dc5001c1acd95ce97af1633351be1cdbf5273298aacd3fe2dcf1eac9b9eaf> (0) - *M* riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-040.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-af58c44a5b1fb4dae8ca593c81e9943c92cff5469d8ef463e408632860c6a2b0> (0) - *M* riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-041.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-cd299e8f9908d25b7a269eaf95ed689c395847e194d51240b5600e29dfaa4a5f> (0) - *M* riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-042.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-a5144b88df4dc29c7457d6ced7d68869d801e5d20d12b7dde220961d2ef964d2> (0) - *M* riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-043.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-7cf3b9f79dcbdd1677879c070319158ac8d8a1341491b18c8638ce46f6505a05> (0) - *M* riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-044.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-23a8edf2ab1f89642506c3dfe366730631bfcd3fbbacc44c4131d6be0902546d> (0) - *M* riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-045.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-bca052f1cc74169bde3628e97eee882ddfcee890b17cd3d4f90b36681d64ecb7> (0) - *M* riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-046.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-be72529825c7a44d9db7887afd02ae4f503f86eea9eff69b2f73afcd3a78f3d0> (0) - *M* riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-047.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-5bfae0796efd88ab6bf8b2f1b7cee205adb23723e92b4ea97759b1e1c768787e> (0) - *M* riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-048.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-e969e2badebeb2a96e75cdd948de74f40120817fc5ea9cb0603189f379c54369> (0) - *M* riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-049.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-22e90949a7b90fb5bbcfc92c52d9dd4961fae776236a183197660513acfa5cb2> (0) - *M* riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-050.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-579e47211d4655a593de785166efce7ee1c815bb09294163c831ef69354aeab8> (0) - *M* riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-051.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-1004d3daa9d1edd13cac8d182517dcd43a12831774b52040aee6d46424fecd0b> (0) - *M* riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-052.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-bab1559c84dc49121dd5c76ed87b3de5b3e6596798d91c0da4715bed93e136a1> (0) - *M* riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-053.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-d568ceed43059424efb23cead73374780161a6798d22d0b8a5902f4bc9e8ad35> (0) - *M* riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-054.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-f1ac329caf0b0cf36bc37b48771d09e353cae14bdb25b3f36beb9eed40b38f94> (0) - *M* riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-055.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-f347fe187901e54448b04bf9c5bb67a97a5cee6bbc246fe11c8ca809989670f2> (0) - *M* riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-056.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-85f71b59582011a6eb9fdd2f7474beb4622cc9048824030d8a867908c1e992cf> (0) - *M* riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-057.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-829289fde41a44869c4947eea7cbd009c765d04f7d757306c074f99769455e37> (0) - *M* riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-058.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-d3a99b18b543c2c65b57080fc213b34e179b2e4d402f69f2118bf9140e45afe0> (0) - *M* riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-059.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-e90339b3cad4085ad1c150bb2bb05f19a88fe5ef7deffbaf516006d8e39fc86c> (0) - *M* riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-060.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-ad9e7d9ed444278a660d732ecf2980b46f652e8c1686e08167bd967a1ffd1c8a> (0) - *M* riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-061.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-abaef304c7e53d8ee0ed707a1a2e709b78595fbf4970eb93ca93b3fe84b46356> (0) - *M* riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-062.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-71c100bfaa09c86975448ca94ca602ed889ce91ee452c026faf4705ad5405a95> (0) - *M* riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-063.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-9b0c4460ab7ee48c951d88143b88dd2ecb9df67588d244c2b66d760e2cff1cd4> (0) - *M* riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-064.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-6802271d3ef7a05852921152377d2a7cb2d3a1c80791baa9d34528962f02aa50> (0) - *M* riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-065.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-ff56a0831f1ada6cd8f658f562f87209b62b4bb0d4416b44bb577d547ca5d266> (0) - *M* riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-066.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-243d67db13f050e04180b81b50cf38fdc8ad8b5d2a33eb5282838a8c9e7e4676> (0) - *M* riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-067.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-44f3390a68d72f4e0bde45403673538f58d5f3de5cacc21a138e08f59359f696> (0) - *M* riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-068.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-fd4c8395c3b460e573f2006fdadf1cae034f4491dff853326f80ac01b834325e> (0) - *M* riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-069.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-c1cbd5d1334d6d813af7744cb8ed09b8d608d94de8a56e03311e2c1346dcd883> (0) - *M* riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-070.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-d225f7c71a7cbd39230d6c3a04dd61d29cd860f486efcb97508c34d85f311daf> (0) - *M* riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-071.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-f99e3d3d1a38cea0e710b9fbd8098cc79c385f179bc2adb690c117fd7bd0f348> (0) - *M* riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-072.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-4ecee99dc673ab8dbc8b5bb23ec903035c72460f64d134f20c5c10418f77d21f> (0) - *M* riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-073.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-f3c2e86dffa0677bb803b5d891bae0bf9d81ec8d3fb3b63dc40d755c3315a3f0> (0) - *M* riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-074.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-52f61afc9c4ed6e4d5801c7816647998d000512833cc8a3124dbdebf47a6b935> (0) - *M* riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-075.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-11f897cc924050b6dddfcac52b5781b1161ed0515a581fd844027ee840221deb> (0) - *M* riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-076.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-6d9e38c6ba2db3c317c201a0fc463dfbc77953c35f491c499649dbc3096fd0a6> (0) - *M* riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-077.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-9da9169308a9d41a3e988c5a25f7562fca333581d7f9fba9a380270a0f6e5872> (0) - *M* riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-078.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-27f2bbfa6ae512b0c8c8d1def6dcd378cf114a08c6fed58967dc9c547c9f9f82> (0) - *M* riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-079.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-fb5bfb6cab4cc7434d9f5bb1a163a3277ba4926ab4f9635f338d30ba386e8b57> (0) - *M* riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-080.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-4cf730cd62c38dadc94c460393c7bbb3a9405dc3f3420a45ee842d3957bb8d3f> (0) - *M* riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-081.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-c7e623df3acf408d20d269aea23d738c7fdc4c8b4c7aff210df1e1aaa2dcb08f> (0) - *M* riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-082.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-45dda7f44578d5c39546886f100893859c257f496f88b6bf0ccc6f2a32440da8> (0) - *M* riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-083.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-5202629e1944970bd3c7a3ff7a93aacbc05f9d96ec04b6428b00fd2aff5a7ac4> (0) - *M* riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-084.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-3b613b5364a61571ca0ccd1726de2f3bb31d6d1208618958f8163d17b37d0b22> (0) - *M* riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-085.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-b995b22eb280da8d3c143c3b7c419ad52a7175484a9468c8a83b9cd11ddbbd67> (0) - *M* riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-086.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-40d829f8526164b99692d6f56a5bb870108c03316f984f926138191830f374e2> (0) - *M* riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-087.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-e76c8fd1a619ea5140b1b4778fe4a79cd6003b72b8c8b2b8c3a765061992bef0> (0) - *M* riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-088.S <https://github.com/riscv-non-isa/riscv-arch-test/pull/673/files#diff-71e83e3bdd717bc5959fc4ba21e5d1833328d9ab69b44c2caed3f1a900dcaaf0> (0) - *M* riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-089.S <https://github.com/riscv-non-isa/riscv

[sudo-apt-abdullah]

You're right—GitHub struggles to open the test files due to their size, but the changes across them are minimal and localized. The only substantive update is in the .py script, where I excluded the irrelevant rm_val coverpoints for fcvt.d.w, fcvt.d.wu, and fcvt.d.s, since these conversions are either exact or don't involve rounding.

As for the test files, the format and test cases remain entirely unchanged. The only modification is to the dataset block at the end of each file, where I updated the operand values to reflect the actual values used during execution. This was necessary to correct previous boxing errors and ensure coverage bins are accurately hit.

You can randomly inspect any of the test files—the changes are restricted to the dataset section, and everything else is untouched. This should make the merge straightforward.

[allenjbaum]

I can't look at any of the changes for the D extension on github; I'm not sure I can even add a review.... I could look at fclass (not sure of any of the other files) and it looks correct.

…

On Tue, Jul 1, 2025 at 8:38 AM sudo-apt-abdullah ***@***.***> wrote: *sudo-apt-abdullah* left a comment (riscv-non-isa/riscv-arch-test#673) <#673 (comment)> You're right—GitHub struggles to open the test files due to their size, but the changes across them are minimal and localized. The only substantive update is in the .py script, where I excluded the irrelevant rm_val coverpoints for fcvt.d.w, fcvt.d.wu, and fcvt.d.s, since these conversions are either exact or don't involve rounding. As for the test files, the format and test cases remain entirely unchanged. The only modification is to the dataset block at the end of each file, where I updated the operand values to reflect the actual values used during execution. This was necessary to correct previous boxing errors and ensure coverage bins are accurately hit. Feel free to randomly inspect any of the test files—the changes are restricted to the dataset section, and everything else is untouched. This should make the merge straightforward. — Reply to this email directly, view it on GitHub <#673 (comment)>, or unsubscribe <https://github.com/notifications/unsubscribe-auth/AHPXVJXDGBP25M7IGQW7OYL3GKTQZAVCNFSM6AAAAACAODDAF2VHI2DSMVQWIX3LMV43OSLTON2WKQ3PNVWWK3TUHMZTAMRUGU2TONJWHA> . You are receiving this because you commented.Message ID: ***@***.***>

[sudo-apt-abdullah]

If it works for Sir @UmerShahidengr, otherwise I can show the my local changes to Sir when I meet him in person.

[allenjbaum]

That should work, thanks

…

On Tue, Jul 1, 2025 at 9:10 AM sudo-apt-abdullah ***@***.***> wrote: *sudo-apt-abdullah* left a comment (riscv-non-isa/riscv-arch-test#673) <#673 (comment)> If it works for Sir @UmerShahidengr <https://github.com/UmerShahidengr>, otherwise I can show the my local changes to Sir when I meet him personally. — Reply to this email directly, view it on GitHub <#673 (comment)>, or unsubscribe <https://github.com/notifications/unsubscribe-auth/AHPXVJQBIFQN5DPDTNTXEXT3GKXGNAVCNFSM6AAAAACAODDAF2VHI2DSMVQWIX3LMV43OSLTON2WKQ3PNVWWK3TUHMZTAMRUGY3DKMBQHE> . You are receiving this because you commented.Message ID: ***@***.***>

[UmerShahidengr]

I have checked these changes from @sudo-apt-abdullah system directly, and it looks fine to me. A python script is doing the same change in all tests, no other change was observed in any test. So I am merging this one. Merging the #670 has introduced the conflicts in this one. @sudo-apt-abdullah please resolve those conflicts, and I will merge that one

[UmerShahidengr]

LGTG