Skip to content

Commit fc32e41

Browse files
authored
riscv-arch-test 3.10.0 release (#550)
Signed-off-by: Qinghao Shi <shiqinghao.sqh@alibaba-inc.com>
1 parent 32ea218 commit fc32e41

File tree

1 file changed

+10
-0
lines changed

1 file changed

+10
-0
lines changed

CHANGELOG.md

Lines changed: 10 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -1,5 +1,15 @@
11
# CHANGELOG
22

3+
## [3.10.0] - 2024-11-04
4+
- Add support for Zvk* extensions
5+
- Split float and double test cases into smaller ones
6+
- Merged riscv-ctg and riscv-isac into riscv-arch-test, and updated README
7+
- Updates crypto scalar instructions
8+
- Physical Memory Protection (32/64) Tests and Covergroups
9+
- CI updates: and updated Sail and Spike in CI
10+
- Bug fixes
11+
12+
313
## [3.9.1] - 2024-07-01
414
- Converted one of the CANARY words to a delta instret count (there is a variable that will enable that)
515
- Converted CODE/DATA/SIG_BEGIN/END to include all the little incidental code, so the tests template improves

0 commit comments

Comments
 (0)