We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
1 parent 32ea218 commit fc32e41Copy full SHA for fc32e41
CHANGELOG.md
@@ -1,5 +1,15 @@
1
# CHANGELOG
2
3
+## [3.10.0] - 2024-11-04
4
+- Add support for Zvk* extensions
5
+- Split float and double test cases into smaller ones
6
+- Merged riscv-ctg and riscv-isac into riscv-arch-test, and updated README
7
+- Updates crypto scalar instructions
8
+- Physical Memory Protection (32/64) Tests and Covergroups
9
+- CI updates: and updated Sail and Spike in CI
10
+- Bug fixes
11
+
12
13
## [3.9.1] - 2024-07-01
14
- Converted one of the CANARY words to a delta instret count (there is a variable that will enable that)
15
- Converted CODE/DATA/SIG_BEGIN/END to include all the little incidental code, so the tests template improves
0 commit comments