Skip to content
View rajeshpandit107's full-sized avatar

Block or report rajeshpandit107

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. Machine-learning Machine-learning Public

  2. course_material course_material Public

    Forked from FPGA4HEP/course_material

    1

  3. hls_simulation hls_simulation Public

  4. hls4ml hls4ml Public

    Forked from fastmachinelearning/hls4ml

    Machine learning in FPGAs using HLS

    Python 1

  5. Vivado_synthesis_report_hls4ml Vivado_synthesis_report_hls4ml Public

  6. Convolutional-Neural-Network-hardware-using-Verilog Convolutional-Neural-Network-hardware-using-Verilog Public

    Forked from suhasr1991/Convolutional-Neural-Network-hardware-using-Verilog

    A project on hardware design for convolutional neural network. This neural network is of 2 layers with 400 inputs in the first layer. This layer takes input from a memory. A MATLAB script was creat…

    Verilog 1