Skip to content

namu00/verilog_uart_module

Folders and files

NameName
Last commit message
Last commit date

Latest commit

 

History

40 Commits
 
 
 
 
 
 
 
 
 
 
 
 
 
 

Repository files navigation

verilog_uart_module

Variable baudrate support uart module

Specs

Object Number
CLOCK FREQ 50MHz or Above
RESET TYPE Asynchronous low-active reset
TRSF TYPE LSB FIRST
BAUD RATE Variable (2400 ~ 250K)
CONNECTOR TYPE RS-232 or CP210x
I/O BUFFER SIZE 8 Bit
STOP BIT 1 Bit
PARITY BIT NO

Dir Description

Name Description Tag
ECHOBACK_TEST FPGA Implementation & Echo-Back Test Test
RX UART_Rx module design -
TX UART_Tx module design -
UART UART integrated module design TOP module

Module Behavior

  • UART_RX

uart_rx

  • UART_TX

uart_tx

About

verilog uart module

Resources

Stars

Watchers

Forks

Releases

No releases published

Packages

No packages published