Skip to content

Pull requests: lnis-uofu/OpenFPGA

New pull request New
17 Open 1,544 Closed
17 Open 1,544 Closed
Author
Filter by author
Loading
Label
Filter by label
Loading
Use alt + click/return to exclude labels
or ⇧ + click/return for logical OR
Projects
Filter by project
Loading
Milestones
Filter by milestone
Loading
Reviews
Filter by reviews
No reviews Review required Approved review Changes requested
Assignee
Filter by who’s assigned
Assigned to nobody Loading
Sort
Sort by
Newest Oldest Most commented Least commented Recently updated Least recently updated Best match
Most reactions
👍 👎 😄 🎉 😕 ❤️ 🚀 👀

Pull requests list

Bump yosys from 8f6d7a3 to 6440499 dependencies Pull requests that update a dependency file submodules Pull requests that update Submodules code
#2075 opened Jul 30, 2025 by dependabot bot Loading…
1
now use vtr master architecture-description openfpga-bitstream openfpga-sdc openfpga-spice openfpga-tools openfpga-verilog tests VPR
#2064 opened Jul 18, 2025 by tangxifan Loading…
Bump vtr-verilog-to-routing from 7950a1b to cc0302d dependencies Pull requests that update a dependency file submodules Pull requests that update Submodules code
#2028 opened Jun 11, 2025 by dependabot bot Loading…
1
[fabric_bitstream] Adding custom bitstream remap openfpga-bitstream openfpga-tools
#2022 opened Jun 4, 2025 by amin1377 Loading…
3
Use hierarchical block names openfpga-tools VPR
#1976 opened Apr 7, 2025 by amin1377 Loading…
Support IPIN connections from all four sides incoming wires of the GSB openfpga-tools
#1946 opened Jan 25, 2025 by ganeshgore Loading…
1
Add command to generate repack design constraints openfpga-tools
#1889 opened Nov 6, 2024 by fkosar-ql • Draft
8
Add behavior to handle unmapped muxes without constant inputs better documentation openfpga-bitstream openfpga-tools
#1869 opened Oct 17, 2024 by fkosar-ql Loading…
25
Make sure net is valid before setting it as wire LUT output openfpga-tools
#1719 opened Jun 19, 2024 by chungshien Loading…
7
Preserve escaped names openfpga-tools openfpga-verilog
#1589 opened Mar 4, 2024 by alaindargelas Loading…
3
Update FindTBB.cmake
#1238 opened Jun 27, 2023 by yppah56 Loading…
Update FindTBB.cmake
#1161 opened May 10, 2023 by zaidtahirbutt Loading…
2
[WIP] Added option to define subtile in tile_annotation section architecture-description flow-scripts lang-shell tests
#828 opened Oct 5, 2022 by ganeshgore Loading…
5
Arch exploration architecture-description benchmarks cell-library flow-scripts tests
#448 opened Dec 16, 2021 by apond308 • Draft
Timing annotation architecture-description benchmarks flow-scripts tests
#362 opened Jul 22, 2021 by apond308 Loading…
12
Vexriscv BRAM support benchmarks flow-scripts tests
#352 opened Jul 1, 2021 by apond308 Loading…
7
Relative paths in run_modelsim.py and other changes to make Modelsim work on non-Utah machines architecture-description flow-scripts
#247 opened Feb 20, 2021 by nachiket Loading…
3 of 16 tasks
9
ProTip! Mix and match filters to narrow down what you’re looking for.