Skip to content

Add System Verilog support with svls. #147

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Draft
wants to merge 1 commit into
base: master
Choose a base branch
from

Enhance your code review process with GitHub Actions

GitHub Actions make it easy to automate all your software workflows, now with world-class CI/CD.
Build, test, and deploy your code right from GitHub. Learn more about GitHub Actions.

Linux, macOS, Windows, and containers
Linux, macOS, Windows, and containers
Matrix builds
Matrix builds
Any language
Any language
Live logs
Live logs
Built-in secret store
Built-in secret store
Multi-container testing
Multi-container testing