The goal of this project is to conceive and implement a technique to find redundant code in Verilog designs, so that such parts can be outlined as independent modules; hence, reducing the size of the resulting design.
-
Notifications
You must be signed in to change notification settings - Fork 0
License
lac-dcc/manticore
Folders and files
| Name | Name | Last commit message | Last commit date | |
|---|---|---|---|---|
Repository files navigation
About
No description, website, or topics provided.
Resources
License
Stars
Watchers
Forks
Releases
No releases published
Packages 0
No packages published