This project is contains modules, writen in VHDL
Scheme of work is described in Doc
directory
- Intel (Altera) ModelSim
- Other Simulation tool
- Create new project in your Simulation tool
- Add files from RTL directory
- TestBench file is
TB_Codec_66b_64b.vhd