Pinned Loading
- 
  MinecraftHDLMinecraftHDL PublicA Verilog synthesis flow for Minecraft redstone circuits 
- 
  vue-typescriptvue-typescript PublicTypescript decorators to make vue feel more typescripty 
- 
  
- 
  fpga-cci-interface-debugfpga-cci-interface-debug PublicSimple AFU to debug a strange behaviour in the CCI QPI interface that causes the alm_full flag to go high when the workspace allocated is too large SystemVerilog 
          Something went wrong, please refresh the page to try again.
If the problem persists, check the GitHub status page or contact support.
  If the problem persists, check the GitHub status page or contact support.



