Skip to content
View icaroVerilog's full-sized avatar
💭
Who dare wins
💭
Who dare wins
41 followers · 53 following

Achievements

Achievement: Pull Sharkx2Achievement: Quickdraw

Achievements

Achievement: Pull Sharkx2Achievement: Quickdraw

Block or report icaroVerilog

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 250 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
icaroVerilog/README.md

Hi there, my name is Ícaro

Status

Pinned Loading

  1. Assembler-RISC-V Assembler-RISC-V Public

    A basic RISC-V assembler made in C++

    C++ 4

  2. ROAR ROAR Public

    Java 1 1

  3. verilink verilink Public

    Verilink is an open-source project designed to generate interfaces between Verilog modules in order to maximize the utilization of input bits, thereby avoiding the underuse of data transfer resources

    Python 1