Popular repositories Loading

1. HLS-OpenROAD-flow HLS-OpenROAD-flow Public

   This is a Cornell ECE M.Eng. project that aims to automate the ASIC design flow, allowing users to generate the physical design of their circuits with minimal effort. The project focuses on taking …

   Python 1

2. ece4750-tut3-verilog ece4750-tut3-verilog Public

   Forked from cornell-ece4750/ece4750-tut3-verilog

   ECE 4750 Tutorial 3: Verilog Hardware Description Language

   Verilog