Skip to content

Commit d4429e0

Browse files
committed
Add all generated STM32F7xx generic variant files
Signed-off-by: Frederic Pillon <frederic.pillon@st.com>
1 parent 37d8709 commit d4429e0

File tree

108 files changed

+21657
-0
lines changed

Some content is hidden

Large Commits have some content hidden by default. Use the searchbox below for content that may be hidden.

108 files changed

+21657
-0
lines changed

variants/STM32F7xx/F722I(C-E)Kx_F722I(C-E)Tx_F732IE/PeripheralPins.c

Lines changed: 537 additions & 0 deletions
Large diffs are not rendered by default.
Lines changed: 107 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,107 @@
1+
/* Alternate pin name */
2+
PA_0_ALT1 = PA_0 | ALT1,
3+
PA_0_ALT2 = PA_0 | ALT2,
4+
PA_1_ALT1 = PA_1 | ALT1,
5+
PA_1_ALT2 = PA_1 | ALT2,
6+
PA_2_ALT1 = PA_2 | ALT1,
7+
PA_2_ALT2 = PA_2 | ALT2,
8+
PA_3_ALT1 = PA_3 | ALT1,
9+
PA_3_ALT2 = PA_3 | ALT2,
10+
PA_4_ALT1 = PA_4 | ALT1,
11+
PA_5_ALT1 = PA_5 | ALT1,
12+
PA_6_ALT1 = PA_6 | ALT1,
13+
PA_7_ALT1 = PA_7 | ALT1,
14+
PA_7_ALT2 = PA_7 | ALT2,
15+
PA_7_ALT3 = PA_7 | ALT3,
16+
PA_15_ALT1 = PA_15 | ALT1,
17+
PB_0_ALT1 = PB_0 | ALT1,
18+
PB_0_ALT2 = PB_0 | ALT2,
19+
PB_1_ALT1 = PB_1 | ALT1,
20+
PB_1_ALT2 = PB_1 | ALT2,
21+
PB_3_ALT1 = PB_3 | ALT1,
22+
PB_4_ALT1 = PB_4 | ALT1,
23+
PB_5_ALT1 = PB_5 | ALT1,
24+
PB_8_ALT1 = PB_8 | ALT1,
25+
PB_9_ALT1 = PB_9 | ALT1,
26+
PB_14_ALT1 = PB_14 | ALT1,
27+
PB_14_ALT2 = PB_14 | ALT2,
28+
PB_15_ALT1 = PB_15 | ALT1,
29+
PB_15_ALT2 = PB_15 | ALT2,
30+
PC_0_ALT1 = PC_0 | ALT1,
31+
PC_0_ALT2 = PC_0 | ALT2,
32+
PC_1_ALT1 = PC_1 | ALT1,
33+
PC_1_ALT2 = PC_1 | ALT2,
34+
PC_2_ALT1 = PC_2 | ALT1,
35+
PC_2_ALT2 = PC_2 | ALT2,
36+
PC_3_ALT1 = PC_3 | ALT1,
37+
PC_3_ALT2 = PC_3 | ALT2,
38+
PC_4_ALT1 = PC_4 | ALT1,
39+
PC_5_ALT1 = PC_5 | ALT1,
40+
PC_6_ALT1 = PC_6 | ALT1,
41+
PC_7_ALT1 = PC_7 | ALT1,
42+
PC_8_ALT1 = PC_8 | ALT1,
43+
PC_9_ALT1 = PC_9 | ALT1,
44+
PC_10_ALT1 = PC_10 | ALT1,
45+
PC_11_ALT1 = PC_11 | ALT1,
46+
47+
/* SYS_WKUP */
48+
#ifdef PWR_WAKEUP_PIN1
49+
SYS_WKUP1 = PA_0,
50+
#endif
51+
#ifdef PWR_WAKEUP_PIN2
52+
SYS_WKUP2 = PA_2,
53+
#endif
54+
#ifdef PWR_WAKEUP_PIN3
55+
SYS_WKUP3 = PC_1,
56+
#endif
57+
#ifdef PWR_WAKEUP_PIN4
58+
SYS_WKUP4 = PC_13,
59+
#endif
60+
#ifdef PWR_WAKEUP_PIN5
61+
SYS_WKUP5 = PI_8,
62+
#endif
63+
#ifdef PWR_WAKEUP_PIN6
64+
SYS_WKUP6 = PI_11,
65+
#endif
66+
#ifdef PWR_WAKEUP_PIN7
67+
SYS_WKUP7 = NC,
68+
#endif
69+
#ifdef PWR_WAKEUP_PIN8
70+
SYS_WKUP8 = NC,
71+
#endif
72+
73+
/* USB */
74+
#ifdef USBCON
75+
USB_OTG_FS_DM = PA_11,
76+
USB_OTG_FS_DP = PA_12,
77+
USB_OTG_FS_ID = PA_10,
78+
USB_OTG_FS_SOF = PA_8,
79+
USB_OTG_FS_VBUS = PA_9,
80+
USB_OTG_HS_DM = PB_14,
81+
USB_OTG_HS_DP = PB_15,
82+
USB_OTG_HS_ID = PB_12,
83+
USB_OTG_HS_SOF = PA_4,
84+
USB_OTG_HS_ULPI_CK = PA_5,
85+
USB_OTG_HS_ULPI_D0 = PA_3,
86+
USB_OTG_HS_ULPI_D1 = PB_0,
87+
USB_OTG_HS_ULPI_D2 = PB_1,
88+
USB_OTG_HS_ULPI_D3 = PB_10,
89+
USB_OTG_HS_ULPI_D4 = PB_11,
90+
USB_OTG_HS_ULPI_D5 = PB_12,
91+
USB_OTG_HS_ULPI_D6 = PB_13,
92+
USB_OTG_HS_ULPI_D7 = PB_5,
93+
#ifdef USB_OTG_HS_ULPI_DIR_PC_2
94+
USB_OTG_HS_ULPI_DIR = PC_2,
95+
#endif
96+
#ifdef USB_OTG_HS_ULPI_DIR_PI_11
97+
USB_OTG_HS_ULPI_DIR = PI_11,
98+
#endif
99+
#ifdef USB_OTG_HS_ULPI_NXT_PC_3
100+
USB_OTG_HS_ULPI_NXT = PC_3,
101+
#endif
102+
#ifdef USB_OTG_HS_ULPI_NXT_PH_4
103+
USB_OTG_HS_ULPI_NXT = PH_4,
104+
#endif
105+
USB_OTG_HS_ULPI_STP = PC_0,
106+
USB_OTG_HS_VBUS = PB_13,
107+
#endif
Lines changed: 53 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,53 @@
1+
# This file help to add generic board entry.
2+
# upload.maximum_size and product_line have to be verified
3+
# and changed if needed.
4+
# See: https://github.com/stm32duino/wiki/wiki/Add-a-new-variant-%28board%29
5+
6+
# Generic F722ICKx
7+
GenF7.menu.pnum.GENERIC_F722ICKX=Generic F722ICKx
8+
GenF7.menu.pnum.GENERIC_F722ICKX.upload.maximum_size=262144
9+
GenF7.menu.pnum.GENERIC_F722ICKX.upload.maximum_data_size=196608
10+
GenF7.menu.pnum.GENERIC_F722ICKX.build.board=GENERIC_F722ICKX
11+
GenF7.menu.pnum.GENERIC_F722ICKX.build.product_line=STM32F722xx
12+
GenF7.menu.pnum.GENERIC_F722ICKX.build.variant=STM32F7xx/F722I(C-E)Kx_F722I(C-E)Tx_F732IE
13+
14+
# Generic F722IEKx
15+
GenF7.menu.pnum.GENERIC_F722IEKX=Generic F722IEKx
16+
GenF7.menu.pnum.GENERIC_F722IEKX.upload.maximum_size=524288
17+
GenF7.menu.pnum.GENERIC_F722IEKX.upload.maximum_data_size=196608
18+
GenF7.menu.pnum.GENERIC_F722IEKX.build.board=GENERIC_F722IEKX
19+
GenF7.menu.pnum.GENERIC_F722IEKX.build.product_line=STM32F722xx
20+
GenF7.menu.pnum.GENERIC_F722IEKX.build.variant=STM32F7xx/F722I(C-E)Kx_F722I(C-E)Tx_F732IE
21+
22+
# Generic F722ICTx
23+
GenF7.menu.pnum.GENERIC_F722ICTX=Generic F722ICTx
24+
GenF7.menu.pnum.GENERIC_F722ICTX.upload.maximum_size=262144
25+
GenF7.menu.pnum.GENERIC_F722ICTX.upload.maximum_data_size=196608
26+
GenF7.menu.pnum.GENERIC_F722ICTX.build.board=GENERIC_F722ICTX
27+
GenF7.menu.pnum.GENERIC_F722ICTX.build.product_line=STM32F722xx
28+
GenF7.menu.pnum.GENERIC_F722ICTX.build.variant=STM32F7xx/F722I(C-E)Kx_F722I(C-E)Tx_F732IE
29+
30+
# Generic F722IETx
31+
GenF7.menu.pnum.GENERIC_F722IETX=Generic F722IETx
32+
GenF7.menu.pnum.GENERIC_F722IETX.upload.maximum_size=524288
33+
GenF7.menu.pnum.GENERIC_F722IETX.upload.maximum_data_size=196608
34+
GenF7.menu.pnum.GENERIC_F722IETX.build.board=GENERIC_F722IETX
35+
GenF7.menu.pnum.GENERIC_F722IETX.build.product_line=STM32F722xx
36+
GenF7.menu.pnum.GENERIC_F722IETX.build.variant=STM32F7xx/F722I(C-E)Kx_F722I(C-E)Tx_F732IE
37+
38+
# Generic F732IEKx
39+
GenF7.menu.pnum.GENERIC_F732IEKX=Generic F732IEKx
40+
GenF7.menu.pnum.GENERIC_F732IEKX.upload.maximum_size=524288
41+
GenF7.menu.pnum.GENERIC_F732IEKX.upload.maximum_data_size=196608
42+
GenF7.menu.pnum.GENERIC_F732IEKX.build.board=GENERIC_F732IEKX
43+
GenF7.menu.pnum.GENERIC_F732IEKX.build.product_line=STM32F732xx
44+
GenF7.menu.pnum.GENERIC_F732IEKX.build.variant=STM32F7xx/F722I(C-E)Kx_F722I(C-E)Tx_F732IE
45+
46+
# Generic F732IETx
47+
GenF7.menu.pnum.GENERIC_F732IETX=Generic F732IETx
48+
GenF7.menu.pnum.GENERIC_F732IETX.upload.maximum_size=524288
49+
GenF7.menu.pnum.GENERIC_F732IETX.upload.maximum_data_size=196608
50+
GenF7.menu.pnum.GENERIC_F732IETX.build.board=GENERIC_F732IETX
51+
GenF7.menu.pnum.GENERIC_F732IETX.build.product_line=STM32F732xx
52+
GenF7.menu.pnum.GENERIC_F732IETX.build.variant=STM32F7xx/F722I(C-E)Kx_F722I(C-E)Tx_F732IE
53+
Lines changed: 29 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,29 @@
1+
/*
2+
*******************************************************************************
3+
* Copyright (c) 2020-2021, STMicroelectronics
4+
* All rights reserved.
5+
*
6+
* This software component is licensed by ST under BSD 3-Clause license,
7+
* the "License"; You may not use this file except in compliance with the
8+
* License. You may obtain a copy of the License at:
9+
* opensource.org/licenses/BSD-3-Clause
10+
*
11+
*******************************************************************************
12+
*/
13+
#if defined(ARDUINO_GENERIC_F722ICKX) || defined(ARDUINO_GENERIC_F722ICTX) ||\
14+
defined(ARDUINO_GENERIC_F722IEKX) || defined(ARDUINO_GENERIC_F722IETX) ||\
15+
defined(ARDUINO_GENERIC_F732IEKX) || defined(ARDUINO_GENERIC_F732IETX)
16+
#include "pins_arduino.h"
17+
18+
/**
19+
* @brief System Clock Configuration
20+
* @param None
21+
* @retval None
22+
*/
23+
WEAK void SystemClock_Config(void)
24+
{
25+
/* SystemClock_Config can be generated by STM32CubeMX */
26+
#warning "SystemClock_Config() is empty. Default clock at reset is used."
27+
}
28+
29+
#endif /* ARDUINO_GENERIC_* */
Lines changed: 197 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,197 @@
1+
/*
2+
*******************************************************************************
3+
* Copyright (c) 2020-2021, STMicroelectronics
4+
* All rights reserved.
5+
*
6+
* This software component is licensed by ST under BSD 3-Clause license,
7+
* the "License"; You may not use this file except in compliance with the
8+
* License. You may obtain a copy of the License at:
9+
* opensource.org/licenses/BSD-3-Clause
10+
*
11+
*******************************************************************************
12+
*/
13+
#if defined(ARDUINO_GENERIC_F722ICKX) || defined(ARDUINO_GENERIC_F722ICTX) ||\
14+
defined(ARDUINO_GENERIC_F722IEKX) || defined(ARDUINO_GENERIC_F722IETX) ||\
15+
defined(ARDUINO_GENERIC_F732IEKX) || defined(ARDUINO_GENERIC_F732IETX)
16+
#include "pins_arduino.h"
17+
18+
#ifdef __cplusplus
19+
extern "C" {
20+
#endif
21+
22+
// Digital PinName array
23+
const PinName digitalPin[] = {
24+
PA_0,
25+
PA_1,
26+
PA_2,
27+
PA_3,
28+
PA_4,
29+
PA_5,
30+
PA_6,
31+
PA_7,
32+
PA_8,
33+
PA_9,
34+
PA_10,
35+
PA_11,
36+
PA_12,
37+
PA_13,
38+
PA_14,
39+
PA_15,
40+
PB_0,
41+
PB_1,
42+
PB_2,
43+
PB_3,
44+
PB_4,
45+
PB_5,
46+
PB_6,
47+
PB_7,
48+
PB_8,
49+
PB_9,
50+
PB_10,
51+
PB_11,
52+
PB_12,
53+
PB_13,
54+
PB_14,
55+
PB_15,
56+
PC_0,
57+
PC_1,
58+
PC_2,
59+
PC_3,
60+
PC_4,
61+
PC_5,
62+
PC_6,
63+
PC_7,
64+
PC_8,
65+
PC_9,
66+
PC_10,
67+
PC_11,
68+
PC_12,
69+
PC_13,
70+
PC_14,
71+
PC_15,
72+
PD_0,
73+
PD_1,
74+
PD_2,
75+
PD_3,
76+
PD_4,
77+
PD_5,
78+
PD_6,
79+
PD_7,
80+
PD_8,
81+
PD_9,
82+
PD_10,
83+
PD_11,
84+
PD_12,
85+
PD_13,
86+
PD_14,
87+
PD_15,
88+
PE_0,
89+
PE_1,
90+
PE_2,
91+
PE_3,
92+
PE_4,
93+
PE_5,
94+
PE_6,
95+
PE_7,
96+
PE_8,
97+
PE_9,
98+
PE_10,
99+
PE_11,
100+
PE_12,
101+
PE_13,
102+
PE_14,
103+
PE_15,
104+
PF_0,
105+
PF_1,
106+
PF_2,
107+
PF_3,
108+
PF_4,
109+
PF_5,
110+
PF_6,
111+
PF_7,
112+
PF_8,
113+
PF_9,
114+
PF_10,
115+
PF_11,
116+
PF_12,
117+
PF_13,
118+
PF_14,
119+
PF_15,
120+
PG_0,
121+
PG_1,
122+
PG_2,
123+
PG_3,
124+
PG_4,
125+
PG_5,
126+
PG_6,
127+
PG_7,
128+
PG_8,
129+
PG_9,
130+
PG_10,
131+
PG_11,
132+
PG_12,
133+
PG_13,
134+
PG_14,
135+
PG_15,
136+
PH_0,
137+
PH_1,
138+
PH_2,
139+
PH_3,
140+
PH_4,
141+
PH_5,
142+
PH_6,
143+
PH_7,
144+
PH_8,
145+
PH_9,
146+
PH_10,
147+
PH_11,
148+
PH_12,
149+
PH_13,
150+
PH_14,
151+
PH_15,
152+
PI_0,
153+
PI_1,
154+
PI_2,
155+
PI_3,
156+
PI_4,
157+
PI_5,
158+
PI_6,
159+
PI_7,
160+
PI_8,
161+
PI_9,
162+
PI_10,
163+
PI_11
164+
};
165+
166+
// Analog (Ax) pin number array
167+
const uint32_t analogInputPin[] = {
168+
0, // A0, PA0
169+
1, // A1, PA1
170+
2, // A2, PA2
171+
3, // A3, PA3
172+
4, // A4, PA4
173+
5, // A5, PA5
174+
6, // A6, PA6
175+
7, // A7, PA7
176+
16, // A8, PB0
177+
17, // A9, PB1
178+
32, // A10, PC0
179+
33, // A11, PC1
180+
34, // A12, PC2
181+
35, // A13, PC3
182+
36, // A14, PC4
183+
37, // A15, PC5
184+
83, // A16, PF3
185+
84, // A17, PF4
186+
85, // A18, PF5
187+
86, // A19, PF6
188+
87, // A20, PF7
189+
88, // A21, PF8
190+
89, // A22, PF9
191+
90 // A23, PF10
192+
};
193+
194+
#ifdef __cplusplus
195+
} // extern "C"
196+
#endif
197+
#endif /* ARDUINO_GENERIC_* */

0 commit comments

Comments
 (0)