Skip to content

Commit 37d8709

Browse files
fpistmfpistm
committed
Add all generated STM32F4xx generic variant files
Signed-off-by: Frederic Pillon <frederic.pillon@st.com>
1 parent 3bf4099 commit 37d8709

File tree

264 files changed

+40371
-0
lines changed

Some content is hidden

Large Commits have some content hidden by default. Use the searchbox below for content that may be hidden.

264 files changed

+40371
-0
lines changed

‎variants/STM32F4xx/F401C(B-C)Ux_F401C(B-C)Yx_F401C(D-E)_F401CCFx/PeripheralPins.c

Lines changed: 224 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,224 @@
1+
/*
2+
*******************************************************************************
3+
* Copyright (c) 2020-2021, STMicroelectronics
4+
* All rights reserved.
5+
*
6+
* This software component is licensed by ST under BSD 3-Clause license,
7+
* the "License"; You may not use this file except in compliance with the
8+
* License. You may obtain a copy of the License at:
9+
* opensource.org/licenses/BSD-3-Clause
10+
*
11+
*******************************************************************************
12+
*/
13+
/*
14+
* Automatically generated from STM32F401C(B-C)Ux.xml, STM32F401C(B-C)Yx.xml
15+
* STM32F401C(D-E)Ux.xml, STM32F401C(D-E)Yx.xml
16+
* STM32F401CCFx.xml
17+
* CubeMX DB release 6.0.20
18+
*/
19+
#if !defined(CUSTOM_PERIPHERAL_PINS)
20+
#include "Arduino.h"
21+
#include "PeripheralPins.h"
22+
23+
/* =====
24+
* Notes:
25+
* - The pins mentioned Px_y_ALTz are alternative possibilities which use other
26+
* HW peripheral instances. You can use them the same way as any other "normal"
27+
* pin (i.e. analogWrite(PA7_ALT1, 128);).
28+
*
29+
* - Commented lines are alternative possibilities which are not used per default.
30+
* If you change them, you will have to know what you do
31+
* =====
32+
*/
33+
34+
//*** ADC ***
35+
36+
#ifdef HAL_ADC_MODULE_ENABLED
37+
WEAK const PinMap PinMap_ADC[] = {
38+
{PA_0, ADC1, STM_PIN_DATA_EXT(STM_MODE_ANALOG, GPIO_NOPULL, 0, 0, 0)}, // ADC1_IN0
39+
{PA_1, ADC1, STM_PIN_DATA_EXT(STM_MODE_ANALOG, GPIO_NOPULL, 0, 1, 0)}, // ADC1_IN1
40+
{PA_2, ADC1, STM_PIN_DATA_EXT(STM_MODE_ANALOG, GPIO_NOPULL, 0, 2, 0)}, // ADC1_IN2
41+
{PA_3, ADC1, STM_PIN_DATA_EXT(STM_MODE_ANALOG, GPIO_NOPULL, 0, 3, 0)}, // ADC1_IN3
42+
{PA_4, ADC1, STM_PIN_DATA_EXT(STM_MODE_ANALOG, GPIO_NOPULL, 0, 4, 0)}, // ADC1_IN4
43+
{PA_5, ADC1, STM_PIN_DATA_EXT(STM_MODE_ANALOG, GPIO_NOPULL, 0, 5, 0)}, // ADC1_IN5
44+
{PA_6, ADC1, STM_PIN_DATA_EXT(STM_MODE_ANALOG, GPIO_NOPULL, 0, 6, 0)}, // ADC1_IN6
45+
{PA_7, ADC1, STM_PIN_DATA_EXT(STM_MODE_ANALOG, GPIO_NOPULL, 0, 7, 0)}, // ADC1_IN7
46+
{PB_0, ADC1, STM_PIN_DATA_EXT(STM_MODE_ANALOG, GPIO_NOPULL, 0, 8, 0)}, // ADC1_IN8
47+
{PB_1, ADC1, STM_PIN_DATA_EXT(STM_MODE_ANALOG, GPIO_NOPULL, 0, 9, 0)}, // ADC1_IN9
48+
{NC, NP, 0}
49+
};
50+
#endif
51+
52+
//*** No DAC ***
53+
54+
//*** I2C ***
55+
56+
#ifdef HAL_I2C_MODULE_ENABLED
57+
WEAK const PinMap PinMap_I2C_SDA[] = {
58+
{PB_3, I2C2, STM_PIN_DATA(STM_MODE_AF_OD, GPIO_NOPULL, GPIO_AF9_I2C2)},
59+
{PB_4, I2C3, STM_PIN_DATA(STM_MODE_AF_OD, GPIO_NOPULL, GPIO_AF9_I2C3)},
60+
{PB_7, I2C1, STM_PIN_DATA(STM_MODE_AF_OD, GPIO_NOPULL, GPIO_AF4_I2C1)},
61+
{PB_9, I2C1, STM_PIN_DATA(STM_MODE_AF_OD, GPIO_NOPULL, GPIO_AF4_I2C1)},
62+
{NC, NP, 0}
63+
};
64+
#endif
65+
66+
#ifdef HAL_I2C_MODULE_ENABLED
67+
WEAK const PinMap PinMap_I2C_SCL[] = {
68+
{PA_8, I2C3, STM_PIN_DATA(STM_MODE_AF_OD, GPIO_NOPULL, GPIO_AF4_I2C3)},
69+
{PB_6, I2C1, STM_PIN_DATA(STM_MODE_AF_OD, GPIO_NOPULL, GPIO_AF4_I2C1)},
70+
{PB_8, I2C1, STM_PIN_DATA(STM_MODE_AF_OD, GPIO_NOPULL, GPIO_AF4_I2C1)},
71+
{PB_10, I2C2, STM_PIN_DATA(STM_MODE_AF_OD, GPIO_NOPULL, GPIO_AF4_I2C2)},
72+
{NC, NP, 0}
73+
};
74+
#endif
75+
76+
//*** TIM ***
77+
78+
#ifdef HAL_TIM_MODULE_ENABLED
79+
WEAK const PinMap PinMap_TIM[] = {
80+
{PA_0, TIM2, STM_PIN_DATA_EXT(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF1_TIM2, 1, 0)}, // TIM2_CH1
81+
{PA_0_ALT1, TIM5, STM_PIN_DATA_EXT(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF2_TIM5, 1, 0)}, // TIM5_CH1
82+
{PA_1, TIM2, STM_PIN_DATA_EXT(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF1_TIM2, 2, 0)}, // TIM2_CH2
83+
{PA_1_ALT1, TIM5, STM_PIN_DATA_EXT(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF2_TIM5, 2, 0)}, // TIM5_CH2
84+
{PA_2, TIM2, STM_PIN_DATA_EXT(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF1_TIM2, 3, 0)}, // TIM2_CH3
85+
{PA_2_ALT1, TIM5, STM_PIN_DATA_EXT(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF2_TIM5, 3, 0)}, // TIM5_CH3
86+
{PA_2_ALT2, TIM9, STM_PIN_DATA_EXT(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF3_TIM9, 1, 0)}, // TIM9_CH1
87+
{PA_3, TIM2, STM_PIN_DATA_EXT(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF1_TIM2, 4, 0)}, // TIM2_CH4
88+
{PA_3_ALT1, TIM5, STM_PIN_DATA_EXT(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF2_TIM5, 4, 0)}, // TIM5_CH4
89+
{PA_3_ALT2, TIM9, STM_PIN_DATA_EXT(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF3_TIM9, 2, 0)}, // TIM9_CH2
90+
{PA_5, TIM2, STM_PIN_DATA_EXT(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF1_TIM2, 1, 0)}, // TIM2_CH1
91+
{PA_6, TIM3, STM_PIN_DATA_EXT(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF2_TIM3, 1, 0)}, // TIM3_CH1
92+
{PA_7, TIM1, STM_PIN_DATA_EXT(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF1_TIM1, 1, 1)}, // TIM1_CH1N
93+
{PA_7_ALT1, TIM3, STM_PIN_DATA_EXT(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF2_TIM3, 2, 0)}, // TIM3_CH2
94+
{PA_8, TIM1, STM_PIN_DATA_EXT(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF1_TIM1, 1, 0)}, // TIM1_CH1
95+
{PA_9, TIM1, STM_PIN_DATA_EXT(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF1_TIM1, 2, 0)}, // TIM1_CH2
96+
{PA_10, TIM1, STM_PIN_DATA_EXT(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF1_TIM1, 3, 0)}, // TIM1_CH3
97+
{PA_11, TIM1, STM_PIN_DATA_EXT(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF1_TIM1, 4, 0)}, // TIM1_CH4
98+
{PA_15, TIM2, STM_PIN_DATA_EXT(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF1_TIM2, 1, 0)}, // TIM2_CH1
99+
{PB_0, TIM1, STM_PIN_DATA_EXT(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF1_TIM1, 2, 1)}, // TIM1_CH2N
100+
{PB_0_ALT1, TIM3, STM_PIN_DATA_EXT(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF2_TIM3, 3, 0)}, // TIM3_CH3
101+
{PB_1, TIM1, STM_PIN_DATA_EXT(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF1_TIM1, 3, 1)}, // TIM1_CH3N
102+
{PB_1_ALT1, TIM3, STM_PIN_DATA_EXT(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF2_TIM3, 4, 0)}, // TIM3_CH4
103+
{PB_3, TIM2, STM_PIN_DATA_EXT(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF1_TIM2, 2, 0)}, // TIM2_CH2
104+
{PB_4, TIM3, STM_PIN_DATA_EXT(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF2_TIM3, 1, 0)}, // TIM3_CH1
105+
{PB_5, TIM3, STM_PIN_DATA_EXT(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF2_TIM3, 2, 0)}, // TIM3_CH2
106+
{PB_6, TIM4, STM_PIN_DATA_EXT(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF2_TIM4, 1, 0)}, // TIM4_CH1
107+
{PB_7, TIM4, STM_PIN_DATA_EXT(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF2_TIM4, 2, 0)}, // TIM4_CH2
108+
{PB_8, TIM4, STM_PIN_DATA_EXT(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF2_TIM4, 3, 0)}, // TIM4_CH3
109+
{PB_8_ALT1, TIM10, STM_PIN_DATA_EXT(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF3_TIM10, 1, 0)}, // TIM10_CH1
110+
{PB_9, TIM4, STM_PIN_DATA_EXT(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF2_TIM4, 4, 0)}, // TIM4_CH4
111+
{PB_9_ALT1, TIM11, STM_PIN_DATA_EXT(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF3_TIM11, 1, 0)}, // TIM11_CH1
112+
{PB_10, TIM2, STM_PIN_DATA_EXT(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF1_TIM2, 3, 0)}, // TIM2_CH3
113+
{PB_13, TIM1, STM_PIN_DATA_EXT(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF1_TIM1, 1, 1)}, // TIM1_CH1N
114+
{PB_14, TIM1, STM_PIN_DATA_EXT(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF1_TIM1, 2, 1)}, // TIM1_CH2N
115+
{PB_15, TIM1, STM_PIN_DATA_EXT(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF1_TIM1, 3, 1)}, // TIM1_CH3N
116+
{NC, NP, 0}
117+
};
118+
#endif
119+
120+
//*** UART ***
121+
122+
#ifdef HAL_UART_MODULE_ENABLED
123+
WEAK const PinMap PinMap_UART_TX[] = {
124+
{PA_2, USART2, STM_PIN_DATA(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF7_USART2)},
125+
{PA_9, USART1, STM_PIN_DATA(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF7_USART1)},
126+
{PA_11, USART6, STM_PIN_DATA(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF8_USART6)},
127+
{PB_6, USART1, STM_PIN_DATA(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF7_USART1)},
128+
{NC, NP, 0}
129+
};
130+
#endif
131+
132+
#ifdef HAL_UART_MODULE_ENABLED
133+
WEAK const PinMap PinMap_UART_RX[] = {
134+
{PA_3, USART2, STM_PIN_DATA(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF7_USART2)},
135+
{PA_10, USART1, STM_PIN_DATA(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF7_USART1)},
136+
{PA_12, USART6, STM_PIN_DATA(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF8_USART6)},
137+
{PB_7, USART1, STM_PIN_DATA(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF7_USART1)},
138+
{NC, NP, 0}
139+
};
140+
#endif
141+
142+
#ifdef HAL_UART_MODULE_ENABLED
143+
WEAK const PinMap PinMap_UART_RTS[] = {
144+
{PA_1, USART2, STM_PIN_DATA(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF7_USART2)},
145+
{PA_12, USART1, STM_PIN_DATA(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF7_USART1)},
146+
{NC, NP, 0}
147+
};
148+
#endif
149+
150+
#ifdef HAL_UART_MODULE_ENABLED
151+
WEAK const PinMap PinMap_UART_CTS[] = {
152+
{PA_0, USART2, STM_PIN_DATA(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF7_USART2)},
153+
{PA_11, USART1, STM_PIN_DATA(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF7_USART1)},
154+
{NC, NP, 0}
155+
};
156+
#endif
157+
158+
//*** SPI ***
159+
160+
#ifdef HAL_SPI_MODULE_ENABLED
161+
WEAK const PinMap PinMap_SPI_MOSI[] = {
162+
{PA_7, SPI1, STM_PIN_DATA(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF5_SPI1)},
163+
{PB_5, SPI1, STM_PIN_DATA(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF5_SPI1)},
164+
{PB_5_ALT1, SPI3, STM_PIN_DATA(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF6_SPI3)},
165+
{PB_15, SPI2, STM_PIN_DATA(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF5_SPI2)},
166+
{NC, NP, 0}
167+
};
168+
#endif
169+
170+
#ifdef HAL_SPI_MODULE_ENABLED
171+
WEAK const PinMap PinMap_SPI_MISO[] = {
172+
{PA_6, SPI1, STM_PIN_DATA(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF5_SPI1)},
173+
{PB_4, SPI1, STM_PIN_DATA(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF5_SPI1)},
174+
{PB_4_ALT1, SPI3, STM_PIN_DATA(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF6_SPI3)},
175+
{PB_14, SPI2, STM_PIN_DATA(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF5_SPI2)},
176+
{NC, NP, 0}
177+
};
178+
#endif
179+
180+
#ifdef HAL_SPI_MODULE_ENABLED
181+
WEAK const PinMap PinMap_SPI_SCLK[] = {
182+
{PA_5, SPI1, STM_PIN_DATA(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF5_SPI1)},
183+
{PB_3, SPI1, STM_PIN_DATA(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF5_SPI1)},
184+
{PB_3_ALT1, SPI3, STM_PIN_DATA(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF6_SPI3)},
185+
{PB_10, SPI2, STM_PIN_DATA(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF5_SPI2)},
186+
{PB_13, SPI2, STM_PIN_DATA(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF5_SPI2)},
187+
{NC, NP, 0}
188+
};
189+
#endif
190+
191+
#ifdef HAL_SPI_MODULE_ENABLED
192+
WEAK const PinMap PinMap_SPI_SSEL[] = {
193+
{PA_4, SPI1, STM_PIN_DATA(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF5_SPI1)},
194+
{PA_4_ALT1, SPI3, STM_PIN_DATA(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF6_SPI3)},
195+
{PA_15, SPI1, STM_PIN_DATA(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF5_SPI1)},
196+
{PA_15_ALT1, SPI3, STM_PIN_DATA(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF6_SPI3)},
197+
{PB_9, SPI2, STM_PIN_DATA(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF5_SPI2)},
198+
{PB_12, SPI2, STM_PIN_DATA(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF5_SPI2)},
199+
{NC, NP, 0}
200+
};
201+
#endif
202+
203+
//*** No CAN ***
204+
205+
//*** No ETHERNET ***
206+
207+
//*** No QUADSPI ***
208+
209+
//*** USB ***
210+
211+
#if defined(HAL_PCD_MODULE_ENABLED) || defined(HAL_HCD_MODULE_ENABLED)
212+
WEAK const PinMap PinMap_USB_OTG_FS[] = {
213+
{PA_8, USB_OTG_FS, STM_PIN_DATA(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF10_OTG_FS)}, // USB_OTG_FS_SOF
214+
{PA_9, USB_OTG_FS, STM_PIN_DATA(STM_MODE_INPUT, GPIO_NOPULL, GPIO_AF_NONE)}, // USB_OTG_FS_VBUS
215+
{PA_10, USB_OTG_FS, STM_PIN_DATA(STM_MODE_AF_OD, GPIO_PULLUP, GPIO_AF10_OTG_FS)}, // USB_OTG_FS_ID
216+
{PA_11, USB_OTG_FS, STM_PIN_DATA(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF10_OTG_FS)}, // USB_OTG_FS_DM
217+
{PA_12, USB_OTG_FS, STM_PIN_DATA(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF10_OTG_FS)}, // USB_OTG_FS_DP
218+
{NC, NP, 0}
219+
};
220+
#endif
221+
222+
//*** No SD ***
223+
224+
#endif /* !CUSTOM_PERIPHERAL_PINS */

‎variants/STM32F4xx/F401C(B-C)Ux_F401C(B-C)Yx_F401C(D-E)_F401CCFx/PinNamesVar.h

Lines changed: 52 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,52 @@
1+
/* Alternate pin name */
2+
PA_0_ALT1 = PA_0 | ALT1,
3+
PA_1_ALT1 = PA_1 | ALT1,
4+
PA_2_ALT1 = PA_2 | ALT1,
5+
PA_2_ALT2 = PA_2 | ALT2,
6+
PA_3_ALT1 = PA_3 | ALT1,
7+
PA_3_ALT2 = PA_3 | ALT2,
8+
PA_4_ALT1 = PA_4 | ALT1,
9+
PA_7_ALT1 = PA_7 | ALT1,
10+
PA_15_ALT1 = PA_15 | ALT1,
11+
PB_0_ALT1 = PB_0 | ALT1,
12+
PB_1_ALT1 = PB_1 | ALT1,
13+
PB_3_ALT1 = PB_3 | ALT1,
14+
PB_4_ALT1 = PB_4 | ALT1,
15+
PB_5_ALT1 = PB_5 | ALT1,
16+
PB_8_ALT1 = PB_8 | ALT1,
17+
PB_9_ALT1 = PB_9 | ALT1,
18+
19+
/* SYS_WKUP */
20+
#ifdef PWR_WAKEUP_PIN1
21+
SYS_WKUP1 = PA_0,
22+
#endif
23+
#ifdef PWR_WAKEUP_PIN2
24+
SYS_WKUP2 = NC,
25+
#endif
26+
#ifdef PWR_WAKEUP_PIN3
27+
SYS_WKUP3 = NC,
28+
#endif
29+
#ifdef PWR_WAKEUP_PIN4
30+
SYS_WKUP4 = NC,
31+
#endif
32+
#ifdef PWR_WAKEUP_PIN5
33+
SYS_WKUP5 = NC,
34+
#endif
35+
#ifdef PWR_WAKEUP_PIN6
36+
SYS_WKUP6 = NC,
37+
#endif
38+
#ifdef PWR_WAKEUP_PIN7
39+
SYS_WKUP7 = NC,
40+
#endif
41+
#ifdef PWR_WAKEUP_PIN8
42+
SYS_WKUP8 = NC,
43+
#endif
44+
45+
/* USB */
46+
#ifdef USBCON
47+
USB_OTG_FS_DM = PA_11,
48+
USB_OTG_FS_DP = PA_12,
49+
USB_OTG_FS_ID = PA_10,
50+
USB_OTG_FS_SOF = PA_8,
51+
USB_OTG_FS_VBUS = PA_9,
52+
#endif

‎variants/STM32F4xx/F401C(B-C)Ux_F401C(B-C)Yx_F401C(D-E)_F401CCFx/boards_entry.txt

Lines changed: 77 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,77 @@
1+
# This file help to add generic board entry.
2+
# upload.maximum_size and product_line have to be verified
3+
# and changed if needed.
4+
# See: https://github.com/stm32duino/wiki/wiki/Add-a-new-variant-%28board%29
5+
6+
# Generic F401CBUx
7+
GenF4.menu.pnum.GENERIC_F401CBUX=Generic F401CBUx
8+
GenF4.menu.pnum.GENERIC_F401CBUX.upload.maximum_size=131072
9+
GenF4.menu.pnum.GENERIC_F401CBUX.upload.maximum_data_size=65536
10+
GenF4.menu.pnum.GENERIC_F401CBUX.build.board=GENERIC_F401CBUX
11+
GenF4.menu.pnum.GENERIC_F401CBUX.build.product_line=STM32F401xC
12+
GenF4.menu.pnum.GENERIC_F401CBUX.build.variant=STM32F4xx/F401C(B-C)Ux_F401C(B-C)Yx_F401C(D-E)_F401CCFx
13+
14+
# Generic F401CCUx
15+
GenF4.menu.pnum.GENERIC_F401CCUX=Generic F401CCUx
16+
GenF4.menu.pnum.GENERIC_F401CCUX.upload.maximum_size=262144
17+
GenF4.menu.pnum.GENERIC_F401CCUX.upload.maximum_data_size=65536
18+
GenF4.menu.pnum.GENERIC_F401CCUX.build.board=GENERIC_F401CCUX
19+
GenF4.menu.pnum.GENERIC_F401CCUX.build.product_line=STM32F401xC
20+
GenF4.menu.pnum.GENERIC_F401CCUX.build.variant=STM32F4xx/F401C(B-C)Ux_F401C(B-C)Yx_F401C(D-E)_F401CCFx
21+
22+
# Generic F401CBYx
23+
GenF4.menu.pnum.GENERIC_F401CBYX=Generic F401CBYx
24+
GenF4.menu.pnum.GENERIC_F401CBYX.upload.maximum_size=131072
25+
GenF4.menu.pnum.GENERIC_F401CBYX.upload.maximum_data_size=65536
26+
GenF4.menu.pnum.GENERIC_F401CBYX.build.board=GENERIC_F401CBYX
27+
GenF4.menu.pnum.GENERIC_F401CBYX.build.product_line=STM32F401xC
28+
GenF4.menu.pnum.GENERIC_F401CBYX.build.variant=STM32F4xx/F401C(B-C)Ux_F401C(B-C)Yx_F401C(D-E)_F401CCFx
29+
30+
# Generic F401CCYx
31+
GenF4.menu.pnum.GENERIC_F401CCYX=Generic F401CCYx
32+
GenF4.menu.pnum.GENERIC_F401CCYX.upload.maximum_size=262144
33+
GenF4.menu.pnum.GENERIC_F401CCYX.upload.maximum_data_size=65536
34+
GenF4.menu.pnum.GENERIC_F401CCYX.build.board=GENERIC_F401CCYX
35+
GenF4.menu.pnum.GENERIC_F401CCYX.build.product_line=STM32F401xC
36+
GenF4.menu.pnum.GENERIC_F401CCYX.build.variant=STM32F4xx/F401C(B-C)Ux_F401C(B-C)Yx_F401C(D-E)_F401CCFx
37+
38+
# Generic F401CDUx
39+
GenF4.menu.pnum.GENERIC_F401CDUX=Generic F401CDUx
40+
GenF4.menu.pnum.GENERIC_F401CDUX.upload.maximum_size=393216
41+
GenF4.menu.pnum.GENERIC_F401CDUX.upload.maximum_data_size=98304
42+
GenF4.menu.pnum.GENERIC_F401CDUX.build.board=GENERIC_F401CDUX
43+
GenF4.menu.pnum.GENERIC_F401CDUX.build.product_line=STM32F401xE
44+
GenF4.menu.pnum.GENERIC_F401CDUX.build.variant=STM32F4xx/F401C(B-C)Ux_F401C(B-C)Yx_F401C(D-E)_F401CCFx
45+
46+
# Generic F401CEUx
47+
GenF4.menu.pnum.GENERIC_F401CEUX=Generic F401CEUx
48+
GenF4.menu.pnum.GENERIC_F401CEUX.upload.maximum_size=524288
49+
GenF4.menu.pnum.GENERIC_F401CEUX.upload.maximum_data_size=98304
50+
GenF4.menu.pnum.GENERIC_F401CEUX.build.board=GENERIC_F401CEUX
51+
GenF4.menu.pnum.GENERIC_F401CEUX.build.product_line=STM32F401xE
52+
GenF4.menu.pnum.GENERIC_F401CEUX.build.variant=STM32F4xx/F401C(B-C)Ux_F401C(B-C)Yx_F401C(D-E)_F401CCFx
53+
54+
# Generic F401CDYx
55+
GenF4.menu.pnum.GENERIC_F401CDYX=Generic F401CDYx
56+
GenF4.menu.pnum.GENERIC_F401CDYX.upload.maximum_size=393216
57+
GenF4.menu.pnum.GENERIC_F401CDYX.upload.maximum_data_size=98304
58+
GenF4.menu.pnum.GENERIC_F401CDYX.build.board=GENERIC_F401CDYX
59+
GenF4.menu.pnum.GENERIC_F401CDYX.build.product_line=STM32F401xE
60+
GenF4.menu.pnum.GENERIC_F401CDYX.build.variant=STM32F4xx/F401C(B-C)Ux_F401C(B-C)Yx_F401C(D-E)_F401CCFx
61+
62+
# Generic F401CEYx
63+
GenF4.menu.pnum.GENERIC_F401CEYX=Generic F401CEYx
64+
GenF4.menu.pnum.GENERIC_F401CEYX.upload.maximum_size=524288
65+
GenF4.menu.pnum.GENERIC_F401CEYX.upload.maximum_data_size=98304
66+
GenF4.menu.pnum.GENERIC_F401CEYX.build.board=GENERIC_F401CEYX
67+
GenF4.menu.pnum.GENERIC_F401CEYX.build.product_line=STM32F401xE
68+
GenF4.menu.pnum.GENERIC_F401CEYX.build.variant=STM32F4xx/F401C(B-C)Ux_F401C(B-C)Yx_F401C(D-E)_F401CCFx
69+
70+
# Generic F401CCFx
71+
GenF4.menu.pnum.GENERIC_F401CCFX=Generic F401CCFx
72+
GenF4.menu.pnum.GENERIC_F401CCFX.upload.maximum_size=262144
73+
GenF4.menu.pnum.GENERIC_F401CCFX.upload.maximum_data_size=65536
74+
GenF4.menu.pnum.GENERIC_F401CCFX.build.board=GENERIC_F401CCFX
75+
GenF4.menu.pnum.GENERIC_F401CCFX.build.product_line=STM32F401xC
76+
GenF4.menu.pnum.GENERIC_F401CCFX.build.variant=STM32F4xx/F401C(B-C)Ux_F401C(B-C)Yx_F401C(D-E)_F401CCFx
77+

‎variants/STM32F4xx/F401C(B-C)Ux_F401C(B-C)Yx_F401C(D-E)_F401CCFx/generic_clock.c

Lines changed: 31 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,31 @@
1+
/*
2+
*******************************************************************************
3+
* Copyright (c) 2020-2021, STMicroelectronics
4+
* All rights reserved.
5+
*
6+
* This software component is licensed by ST under BSD 3-Clause license,
7+
* the "License"; You may not use this file except in compliance with the
8+
* License. You may obtain a copy of the License at:
9+
* opensource.org/licenses/BSD-3-Clause
10+
*
11+
*******************************************************************************
12+
*/
13+
#if defined(ARDUINO_GENERIC_F401CBUX) || defined(ARDUINO_GENERIC_F401CBYX) ||\
14+
defined(ARDUINO_GENERIC_F401CCFX) || defined(ARDUINO_GENERIC_F401CCUX) ||\
15+
defined(ARDUINO_GENERIC_F401CCYX) || defined(ARDUINO_GENERIC_F401CDUX) ||\
16+
defined(ARDUINO_GENERIC_F401CDYX) || defined(ARDUINO_GENERIC_F401CEUX) ||\
17+
defined(ARDUINO_GENERIC_F401CEYX)
18+
#include "pins_arduino.h"
19+
20+
/**
21+
* @brief System Clock Configuration
22+
* @param None
23+
* @retval None
24+
*/
25+
WEAK void SystemClock_Config(void)
26+
{
27+
/* SystemClock_Config can be generated by STM32CubeMX */
28+
#warning "SystemClock_Config() is empty. Default clock at reset is used."
29+
}
30+
31+
#endif /* ARDUINO_GENERIC_* */

0 commit comments

Comments
 (0)