Skip to content
View foooal's full-sized avatar

Block or report foooal

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. taxi taxi Public

    Forked from fpganinja/taxi

    AXI, AXI stream, Ethernet, and PCIe components in System Verilog

    SystemVerilog

  2. verilog-axis verilog-axis Public

    Forked from alexforencich/verilog-axis

    Verilog AXI stream components for FPGA implementation

    Python

  3. eth_vlg eth_vlg Public

    Forked from hypernyan/eth_vlg

    SystemVerilog

  4. YiSaiTongUnLock YiSaiTongUnLock Public

    Forked from zhangchye/YiSaiTongUnLock

    亿赛通文件解密方法

    Go

  5. hdl_generics hdl_generics Public

    Forked from hypernyan/hdl_generics

    Generic HDL components to be used in different projects

    SystemVerilog