Chisel project example

This repository contains a Chisel example. The design is an elastic register that works with a valid/ready interface. It also contains all the files needed to simulate it.

Generate waveform to test the design

make waveform

Generate verilog code

make verilog