Skip to content

cdalag/Verification-Validation-FPGA-

Folders and files

NameName
Last commit message
Last commit date

Latest commit

 

History

41 Commits
 
 
 
 

Repository files navigation

Verification-Validation-FPGA-

Digital Design, Verification, Validation

  1. Digital system building blocks.
  2. Data path and control units.
  3. Digital system design at register transfer level (RTL).
  4. Verilog hardware description language (HDL) for design and verification.
  5. Contemporary design flow and methodology.
  6. Lab experiments using industry standard EDA tools and field programmable gate array (FPGA) devices.

Module Results

  1. AND_OR

About

Digital Design, Verification, Validation

Resources

Stars

Watchers

Forks

Releases

No releases published

Packages

No packages published