implementing an Arithmetic Logic Unit (ALU) using Verilog. implement an Arithmetic Logic Unit (ALU) using Verilog. The ALU consists of two submodules: a Logic Unit (LU) and an Arithmetic Unit (AU).
-
Notifications
You must be signed in to change notification settings - Fork 0
basturkme/ALU
Folders and files
| Name | Name | Last commit message | Last commit date | |
|---|---|---|---|---|
Repository files navigation
About
implementing an Arithmetic Logic Unit (ALU) using Verilog. The ALU consists of two submodules: a Logic Unit (LU) and an Arithmetic Unit (AU).
Resources
Stars
Watchers
Forks
Releases
No releases published
Packages 0
No packages published