Skip to content

projects:ad9081_fmca_ebz_x_band: Fix synchronization #1823

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Open
wants to merge 5 commits into
base: main
Choose a base branch
from

Conversation

PopPaul2021
Copy link
Contributor

PR Description

The CDC was moved from the DO to the DMA.
The DMA clock was moved from the 250MHz PS clock to a 330MHz clock generated by the clock wizard.
The cache coherency was disabled in order to have the HP ports working at maximum frequency.

PR Type

  • Bug fix (change that fixes an issue)
  • New feature (change that adds new functionality)
  • Breaking change (has dependencies in other repos or will cause CI to fail)
  • Documentation

PR Checklist

  • I have followed the code style guidelines
  • I have performed a self-review of changes
  • I have compiled all hdl projects and libraries affected by this PR
  • I have tested in hardware affected projects, at least on relevant boards
  • I have commented my code, at least hard-to-understand parts
  • I have signed off all commits from this PR
  • I have updated the documentation (wiki pages, ReadMe files, Copyright etc)
  • I have not introduced new Warnings/Critical Warnings on compilation
  • I have added new hdl testbenches or updated existing ones

When the data offload souruce and destination clock are connected to the
same source there is a DRC error. By exposing the ASYNC_CLK parameter
and setting it to 0 in this use-case the issue is solved.

Signed-off-by: PopPaul2021 <paul.pop@analog.com>
Signed-off-by: PopPaul2021 <paul.pop@analog.com>
The CDC was moved from the DO to the DMA.
The DMA clock was moved from the 250MHz PS clock to a 330MHz clock
generated by the clock wizard.
The cache coherency was disabled in order to have the HP ports working at
maximum frequency.

Signed-off-by: PopPaul2021 <paul.pop@analog.com>
The block diagram of the HDL design was updated.
Notes regarding the system's use-case were added.

Signed-off-by: PopPaul2021 <paul.pop@analog.com>
The false path has to be set only when in async_clk mode.

Signed-off-by: PopPaul2021 <paul.pop@analog.com>
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

1 participant