@@ -71,24 +71,23 @@ CPU/Memory interconnects addresses
71
71
The addresses are dependent on the architecture of the FPGA, having an offset
72
72
added to the base address from HDL (see more at :ref: `architecture cpu-intercon-addr `).
73
73
74
- ======================== ===========
75
- Instance Address
76
- ======================== ===========
77
- mipi_csi2_rx_subsyst_0 0x84A0_0000
78
- mipi_csi2_rx_subsyst_1 0x84A2_0000
79
- axi_iic_mipi 0x84A4_0000
80
- v_frmbuf_wr_0 0x84A6_0000
81
- v_frmbuf_wr_1 0x84A8_0000
82
- v_frmbuf_wr_2 0x84AA_0000
83
- v_frmbuf_wr_3 0x84AC_0000
84
- v_frmbuf_wr_4 0x84AE_0000
85
- v_frmbuf_wr_5 0x84B0_0000
86
- v_frmbuf_wr_6 0x84B2_0000
87
- v_frmbuf_wr_7 0x84B4_0000
88
- axi_pwm_gen_0 0x84B6_0000
89
- corundum/s_axil_ctrl 0xA000_0000
90
- corundum/s_axil_app_ctrl 0xA800_0000
91
- ======================== ===========
74
+ ============================================ ===========
75
+ Instance Address
76
+ ============================================ ===========
77
+ mipi_csi2_rx_subsyst_0 0x84A0_0000
78
+ mipi_csi2_rx_subsyst_1 0x84A2_0000
79
+ axi_iic_mipi 0x84A4_0000
80
+ v_frmbuf_wr_0 0x84A6_0000
81
+ v_frmbuf_wr_1 0x84A8_0000
82
+ v_frmbuf_wr_2 0x84AA_0000
83
+ v_frmbuf_wr_3 0x84AC_0000
84
+ v_frmbuf_wr_4 0x84AE_0000
85
+ v_frmbuf_wr_5 0x84B0_0000
86
+ v_frmbuf_wr_6 0x84B2_0000
87
+ v_frmbuf_wr_7 0x84B4_0000
88
+ axi_pwm_gen_0 0x84B6_0000
89
+ corundum_hierarchy/corundum_core/s_axil_ctrl 0xA000_0000
90
+ ============================================ ===========
92
91
93
92
I2C connections
94
93
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
@@ -211,7 +210,7 @@ v_frmbuf_wr4/interrupt 8 104 136
211
210
v_frmbuf_wr5/interrupt 7 96 128
212
211
v_frmbuf_wr6/interrupt 6 95 127
213
212
v_frmbuf_wr7/interrupt 5 94 126
214
- combined_corundum_irq 4 93 125
213
+ corundum_hierarcy/irq 4 93 125
215
214
======================= === ============ =============
216
215
217
216
Building the HDL project
@@ -225,7 +224,7 @@ If you want to build the sources, ADI makes them available on the
225
224
`clone <https://git-scm.com/book/en/v2/Git-Basics-Getting-a-Git-Repository >`__
226
225
the HDL repository, and then build the project as follows:.
227
226
228
- This project uses `Corundum NIC <https://github.com/corundum /corundum >`_
227
+ This project uses `Corundum NIC <https://github.com/ucsdsysnet /corundum >`_
229
228
and it needs to be cloned alongside this repository.
230
229
231
230
.. admonition :: Publications
@@ -243,9 +242,7 @@ and it needs to be cloned alongside this repository.
243
242
**Linux/Cygwin/WSL **
244
243
245
244
.. shell ::
246
-
247
- $git clone https://github.com/corundum/corundum.git
248
- $git checkout ed4a26e2cbc0a429c45d5cd5ddf1177f86838914
245
+ ====================://github.com/ucsdsysnet/corundum.git
249
246
$cd hdl/projects/ad_gmsl2eth_sl/k26
250
247
$make
251
248
@@ -289,7 +286,7 @@ HDL related
289
286
* - AXI_SYSID
290
287
- :git-hdl: `library/axi_sysid `
291
288
- :ref: `axi_sysid `
292
- * - CORUNDUM
289
+ * - CORUNDUM_NETSTACK
293
290
- :git-hdl: `library/corundum `
294
291
- :ref: `corundum `
295
292
* - SYSID_ROM
0 commit comments