Skip to content

Commit ccf87c6

Browse files
wanda-phiwhitequark
authored andcommitted
back.rtlil: strip \ from names added to name_map.
Fixes #1154.
1 parent a586df8 commit ccf87c6

File tree

1 file changed

+2
-2
lines changed

1 file changed

+2
-2
lines changed

amaranth/back/rtlil.py

Lines changed: 2 additions & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -383,13 +383,13 @@ def emit_signal_wires(self):
383383
if name in self.module.ports:
384384
port_value, _flow = self.module.ports[name]
385385
assert value == port_value
386-
self.name_map[signal] = (*self.module.name, f"\\{name}")
386+
self.name_map[signal] = (*self.module.name, name)
387387
else:
388388
wire = self.builder.wire(width=signal.width, signed=signal.signed,
389389
name=name, attrs=attrs,
390390
src=_src(signal.src_loc))
391391
self.sigport_wires[name] = (wire, value)
392-
self.name_map[signal] = (*self.module.name, wire)
392+
self.name_map[signal] = (*self.module.name, wire[1:])
393393

394394
def emit_port_wires(self):
395395
named_signals = {name: signal for signal, name in self.module.signal_names.items()}

0 commit comments

Comments
 (0)