Skip to content

Commit b466b72

Browse files
committed
Revert "vendor.xilinx_7series: byte swap generated bitstream"
This reverts commit 14a5c42.
1 parent 7dde2aa commit b466b72

File tree

1 file changed

+1
-2
lines changed

1 file changed

+1
-2
lines changed

nmigen/vendor/xilinx_7series.py

Lines changed: 1 addition & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -143,8 +143,7 @@ def _part(self):
143143
report_timing_summary -datasheet -max_paths 10 -file {{name}}_timing.rpt
144144
report_power -file {{name}}_power.rpt
145145
{{get_override("script_before_bitstream")|default("# (script_before_bitstream placeholder)")}}
146-
write_bitstream -force {{name}}.bit
147-
write_cfgmem -force -format bin -interface smapx32 -disablebitswap -loadbit "up 0 {{name}}.bit" {{name}}.bin
146+
write_bitstream -force -bin_file {{name}}.bit
148147
{{get_override("script_after_bitstream")|default("# (script_after_bitstream placeholder)")}}
149148
quit
150149
""",

0 commit comments

Comments
 (0)