Skip to content

Commit 6e7dbe0

Browse files
committed
examples: clean up oudated code.
1 parent bb6a233 commit 6e7dbe0

File tree

4 files changed

+2
-4
lines changed

4 files changed

+2
-4
lines changed

examples/basic/ctr.py

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -1,5 +1,5 @@
11
from nmigen import *
2-
from nmigen.cli import main, pysim
2+
from nmigen.cli import main
33

44

55
class Counter(Elaboratable):

examples/basic/gpio.py

Lines changed: 0 additions & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -1,4 +1,3 @@
1-
from types import SimpleNamespace
21
from nmigen import *
32
from nmigen.cli import main
43

examples/basic/sel.py

Lines changed: 0 additions & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -1,4 +1,3 @@
1-
from types import SimpleNamespace
21
from nmigen import *
32
from nmigen.cli import main
43

examples/basic/uart.py

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -103,7 +103,7 @@ def elaborate(self, platform):
103103

104104
args = parser.parse_args()
105105
if args.action == "simulate":
106-
from nmigen.back.pysim import Simulator, Passive
106+
from nmigen.sim import Simulator, Passive
107107

108108
sim = Simulator(uart)
109109
sim.add_clock(1e-6)

0 commit comments

Comments
 (0)