You signed in with another tab or window. Reload to refresh your session.You signed out in another tab or window. Reload to refresh your session.You switched accounts on another tab or window. Reload to refresh your session.Dismiss alert
This project implements a Universal Verification Methodology (UVM) testbench to verify a parameterized FIFO design. It includes complete UVM components such as sequences, driver, monitor, scoreboard, environment, and a test class.