Skip to content
View SanujaRupasinghe's full-sized avatar

Highlights

  • Pro

Organizations

@VibroGuard @PLUGSi @Wave-Harmony @TeamWSL @ComKos @RISC-Processor

Block or report SanujaRupasinghe

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Pinned Loading

  1. single_cycle_riscv_verification_platform single_cycle_riscv_verification_platform Public

    Forked from Kaveesha-98/single_cycle_riscv_verification_platform

    Provides a template to test single cycle riscv cores. Provided test binaries only test for RV32I (no priviledge instruction support)

    Verilog 1

  2. UART-in-Verilog-FPGA UART-in-Verilog-FPGA Public

    UART implemented in FPGA

    Verilog

  3. cocotb_experiment cocotb_experiment Public

    cocotb_experiment

    Python

  4. Machine-Vibration-Monitoring-System Machine-Vibration-Monitoring-System Public

    Forked from VibroGuard/Machine-Vibration-Monitoring-System

    "VibroGuard" is a hardware-software co-solution for monitoring and analyzing vibrations of industrial machines.

    Jupyter Notebook

  5. Matrix-Vector-Multiplication-SystemVerilog-FPGA Matrix-Vector-Multiplication-SystemVerilog-FPGA Public

    Forked from TeamWSL/matrix_vector_multiplication

    systolic array based matrix-vector multiplication for FPGA

    SystemVerilog

  6. Smoothing-Kernal-in-FPGA-Verilog Smoothing-Kernal-in-FPGA-Verilog Public

    used built in Accelerometer in DE0_Nano FPGA board and implement a hardware kernal and smoothen data stream

    Python