@@ -174,12 +174,6 @@ static int jh71x0_clk_set_parent(struct clk_hw *hw, u8 index)
174
174
return 0 ;
175
175
}
176
176
177
- static int jh71x0_clk_mux_determine_rate (struct clk_hw * hw ,
178
- struct clk_rate_request * req )
179
- {
180
- return clk_mux_determine_rate_flags (hw , req , 0 );
181
- }
182
-
183
177
static int jh71x0_clk_get_phase (struct clk_hw * hw )
184
178
{
185
179
struct jh71x0_clk * clk = jh71x0_clk_from (hw );
@@ -261,7 +255,7 @@ static const struct clk_ops jh71x0_clk_gdiv_ops = {
261
255
};
262
256
263
257
static const struct clk_ops jh71x0_clk_mux_ops = {
264
- .determine_rate = jh71x0_clk_mux_determine_rate ,
258
+ .determine_rate = __clk_mux_determine_rate ,
265
259
.set_parent = jh71x0_clk_set_parent ,
266
260
.get_parent = jh71x0_clk_get_parent ,
267
261
.debug_init = jh71x0_clk_debug_init ,
@@ -271,7 +265,7 @@ static const struct clk_ops jh71x0_clk_gmux_ops = {
271
265
.enable = jh71x0_clk_enable ,
272
266
.disable = jh71x0_clk_disable ,
273
267
.is_enabled = jh71x0_clk_is_enabled ,
274
- .determine_rate = jh71x0_clk_mux_determine_rate ,
268
+ .determine_rate = __clk_mux_determine_rate ,
275
269
.set_parent = jh71x0_clk_set_parent ,
276
270
.get_parent = jh71x0_clk_get_parent ,
277
271
.debug_init = jh71x0_clk_debug_init ,
0 commit comments