GitHub - Monish0328/PROJECTS: A repository of VLSI projects using Verilog/SystemVerilog, featuring APB to I2C protocol verification, asynchronous FIFO with UVM, and FPGA-based TFT image rendering. Each project includes structured code, testbenches, and documentation, showcasing skills in digital design, data transfer, and FPGA optimization for efficient, reliable systems.

Monish0328 / PROJECTS Public

Notifications You must be signed in to change notification settings
Fork 0
Star 3

A repository of VLSI projects using Verilog/SystemVerilog, featuring APB to I2C protocol verification, asynchronous FIFO with UVM, and FPGA-based TFT image rendering. Each project includes structured code, testbenches, and documentation, showcasing skills in digital design, data transfer, and FPGA optimization for efficient, reliable systems.