Skip to content

[build] Enable Intel JIT events only on x86_64 #56964

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Merged
merged 1 commit into from
Jan 6, 2025

Conversation

giordano
Copy link
Member

@giordano giordano commented Jan 6, 2025

Currently we are enabling it for all Linux systems, but Intel VTune supports only x86_64 and building LLVM with ITTAPI support is problematic on some platforms (e.g. riscv64, ref: JuliaPackaging/Yggdrasil#10204).

Currently we are enabling it for all Linux systems, but [Intel VTune supports
only
x86_64](https://www.intel.com/content/www/us/en/developer/articles/system-requirements/vtune-profiler-system-requirements.html)
and building LLVM with ITTAPI support is problematic on some
platforms (e.g. riscv64).
@giordano giordano added building Build system, or building Julia or its dependencies system:riscv Support for Risc-V cpus labels Jan 6, 2025
@giordano giordano requested review from vchuravy and gbaraldi January 6, 2025 00:12
@vchuravy vchuravy added the merge me PR is reviewed. Merge when all tests are passing label Jan 6, 2025
@giordano giordano merged commit 4750dc2 into JuliaLang:master Jan 6, 2025
10 checks passed
@giordano giordano deleted the mg/intel-jitevents-x86-64 branch January 6, 2025 10:44
@giordano giordano removed the merge me PR is reviewed. Merge when all tests are passing label Jan 6, 2025
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
building Build system, or building Julia or its dependencies system:riscv Support for Risc-V cpus
Projects
None yet
Development

Successfully merging this pull request may close these issues.

2 participants