Skip to content

BrightEyes Time-tagging module: open-source hardware, a time to digital converter, multi channels, with a resolution of 30 ps designed for fluorescence scanning laser microscopy.

License

Notifications You must be signed in to change notification settings

Gorgalion/BrightEyes-TTM

 
 

Folders and files

NameName
Last commit message
Last commit date

Latest commit

 

History

66 Commits
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 

Repository files navigation

Welcome to BrightEyes-TTM!

The BrightEyes-TTM is an open-source project which consists in a data-acquisition card able to implement the so-called photon time-tagging acquisition mode with a time resolution of ~30ps designed for microscopy and based on a commercial FPGA Xilinx Kintex-7.

The BrightEyes-TTM project born as an offshoot of the BrighEyes project founded by the ERC in 2018 (Consolidator Grant, N. 818699). The principal aim of the BrightEyes-TTM project is to give to any microscopy laboratory the possibility to implement and further develop single-photon microscopy. The second aim is to trigger the interest of the microscopy community, and establish the BrigthEyes-TTM as a new standard for single-photon laser scanning microscopy (LSM) experiments.

Reference: Rossetta, A., Slenders, E., Donato, M. et al. The BrightEyes-TTM as an open-source time-tagging module for democratising single-photon microscopy. Nat Commun 13, 7406 (2022). https://doi.org/10.1038/s41467-022-35064-0 Reference: Perego, E., Zappone, S., et al. Content-enriched fluorescence lifetime fluctuation spectroscopy to study bio-molecular condensate formation (2023) bioRxiv 2023.06.09.544221; doi: https://doi.org/10.1101/2023.06.09.544221


THE COMPLETE DOCUMENTATION IS AVAILABLE AT https://brighteyes-ttm.readthedocs.io/


About

BrightEyes Time-tagging module: open-source hardware, a time to digital converter, multi channels, with a resolution of 30 ps designed for fluorescence scanning laser microscopy.

Resources

License

Stars

Watchers

Forks

Releases

No releases published

Packages

No packages published

Languages

  • VHDL 75.7%
  • Verilog 9.8%
  • Jupyter Notebook 9.4%
  • V 3.1%
  • SystemVerilog 1.6%
  • Shell 0.3%
  • Other 0.1%