Skip to content

FRifoM99/tt04_MicroRobotics_FSM

 
 

Folders and files

NameName
Last commit message
Last commit date

Latest commit

 

History

52 Commits
 
 
 
 
 
 
 
 
 
 
 
 

Repository files navigation

.

2023 Tutor Felipe Rifo, student Lucas Irribarra, Advanced Center for Electrical and Electronic Engeneering (AC3E), Universidad Tecnica Federico Santa Maria (USM), Valparaiso, Chile.

Micro Robot FSM

Finite State Machine (FSM)

At its core, the chip employs a Finite State Machine (FSM) that receives inputs from sensors located on the robot's front and sides, The FSM's states are tuned to facilitate forward motion, left and right rotations, and obstacle avoidance, allowing robot navigation in confined spaces.

H-Bridge Motor Control

The output of the chip are meant to be used with an H-bridge motor driver circuit, enabling bidirectional motor control. This feature grants the robot the ability to move forward and execute precise turns.

8-Bit PWM Generator

The control of motor speed is achieved through the 8-bit Pulse Width Modulation (PWM) generator. This PWM signal can be setted via eight input pins. Additionally, the PWM output pin provides a means for real-time monitoring, control, or testing of motor speed, facilitating precise adjustments during robot operation.

User Configuration and Integration

The Micro Robot Control Chip is designed for ease of integration into robotic systems, this chip is compatible with various microcontroller platforms, making it adaptable to a wide range of robotic applications.

What is Tiny Tapeout?

TinyTapeout is an educational project that aims to make it easier and cheaper than ever to get your digital designs manufactured on a real chip!

Go to https://tinytapeout.com for instructions!

How to change the Wokwi project

Edit the info.yaml and change the wokwi_id to match your project.

How to enable the GitHub actions to build the ASIC files

Please see the instructions for:

How does it work?

When you edit the info.yaml to choose a different ID, the GitHub Action will fetch the digital netlist of your design from Wokwi.

After that, the action uses the open source ASIC tool called OpenLane to build the files needed to fabricate an ASIC.

Resources

What next?

About

Verilog Demo

Resources

License

Stars

Watchers

Forks

Releases

No releases published

Packages

No packages published

Languages

  • Verilog 60.8%
  • Tcl 14.8%
  • Python 14.3%
  • Makefile 10.1%